forked from gdevic/A-Z80
-
Notifications
You must be signed in to change notification settings - Fork 0
An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs
License
kizmit99/A-Z80
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
A-Z80
A conceptual implementation of the Z80 CPU
------------------------------------------
for Altera, Xilinx and Lattice FPGAs
This project is described in more details at www.baltazarstudios.com
For additional information, read 'Quick Start' and 'Users Guide' documents
in the 'docs' folder. Also read a 'readme.txt' file in each of the folders.
Prerequisites
=============
* Altera Quartus and Modelsim (free web editions) OR
* Xilinx ISE (free Webpack edition) OR
* Lattice ICECube toolchain from Synopsis (Lattice tested by JuanS)
* Python 3.5 or newer
Importing A-Z80 into your project
=================================
If you want to use A-Z80 in your own project, run "export.py" script which
will copy only files that are needed. Do not manually pick and copy files.
Folder content
==============
"cpu" folder contains all CPU functional blocks and top-level modules:
alu ALU block, ALU control and flags logic
bus data bus switches, pin logic, address latch and incrementer
control PLA decoder, the sequencer and other control blocks
registers CPU register file and the register control logic
toplevel top level core, interfaces and test code
"host" folder integrates the A-Z80 CPU into several fully functional designs:
"basic_de1" contains a simplified board consisting of A-Z80 CPU, memory
and UART modules that can run small Z80 programs on Altera DE1
"basic_nexys3" contains the same example project but for Xilinx Nexys3 board
"zxspectrum_de1" contains a simple implementation of the Sinclair ZX Spectrum
for Altera DE1 board
"tools", "resources" contain various tools related to the project; reverse
engineering Z80, design verification and testing.
Email me if you have any questions, issues or you want to use A-Z80 or any of
the files herein; I'd like to hear from you,
Goran Devic
[email protected]
----------------------------------------------------------------------------------
This project and each file therein is covered under the GNU GPL2.0 license.
It basically states that anyone is free to use it and distribute it, but the full
source needs to be available under the same terms.
About
An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- HTML 30.6%
- SystemVerilog 29.0%
- Assembly 24.5%
- Verilog 6.8%
- Stata 2.9%
- Python 2.2%
- Other 4.0%