We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Using the sby runner on Verilog input with a top-level module that does not exist does not produce a proper failure or exit code.