Skip to content

Pull requests: llvm/circt

New pull request New
191 Open 7,038 Closed
191 Open 7,038 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[HW] Add HWVectorization Pass - Part 1: Linear and Reverse
#9704 opened Feb 19, 2026 by mafeguimaraes Loading…
1
[FIRRTL] Support FInstanceLike operations in ModuleInliner
#9688 opened Feb 18, 2026 by uenoku Loading…
Add Debug DLLs to ESI Runtime wheels for Windows
#9687 opened Feb 18, 2026 by Copilot AI • Draft
1
@teqdruid
[Moore][ImportVerilog] Add support for fork-join blocks
#9682 opened Feb 17, 2026 by tdps2 Loading…
2
[RTG][LinearScanRegisterAllocationPass] Support dependent registers RTG Involving the `rtg` dialect
#9681 opened Feb 17, 2026 by maerhart Loading…
1
[ImportVerilog] Add dynamic array creation + 'size' and 'length' instructions to the moore dialect
#9679 opened Feb 16, 2026 by yuriyKulinchenko Loading…
4
[FIRRTL] Support merging layers in LinkCircuits
#9677 opened Feb 14, 2026 by unlsycn Loading…
10
[RTG] Add register_to_index and index_to_register ops RTG Involving the `rtg` dialect
#9674 opened Feb 13, 2026 by maerhart Loading…
2
Move ESI runtime tests into pytest suite ESI
#9655 opened Feb 12, 2026 by teqdruid Loading…
1
[HW] Guard bitcast canonicalization against cyclic input (Fixes #9648)
#9649 opened Feb 11, 2026 by m2kar • Draft
3
[Transforms] FlattenMemRefs: handle resource-backed globals
#9625 opened Feb 6, 2026 by RCoeurjoly • Draft
3
fix: handle global memrefs in flatten-memref pass
#9615 opened Feb 5, 2026 by Abhilekhgautam Loading…
1
1
[HW] Add HW IMDCE pass
#9609 opened Feb 5, 2026 by stomfaig Loading…
5
[Comb] Fix assertion failure in extractConcatToConcatExtract pattern (Fixes #9573)
#9598 opened Feb 3, 2026 by m2kar Loading…
1
10
[Arc] Complete inout support for arcilator path (Fixes #9574)
#9597 opened Feb 3, 2026 by m2kar Loading…
1
4
[circt-verilog] add error message for multiple driver targetting same bits
#9590 opened Feb 2, 2026 by 5iri Loading…
1
2
[firtool] Only run verifiers at required points in the pipeline FIRRTL Involving the `firrtl` dialect
#9559 opened Jan 30, 2026 by youngar Loading…
6
[Arc] Add Support for Dynamic Strings to the Arcilator Runtime Arc Involving the `arc` dialect
#9546 opened Jan 29, 2026 by KavyaChopra04 Loading…
15
[SCFToCalyx] Fix crash when calling external functions (Fix #9529)
#9530 opened Jan 28, 2026 by m2kar Loading…
1
3
[Firtool] Move infer domains after expand whens
#9494 opened Jan 22, 2026 by rwy7 • Draft
1
5
Fix bit-select sensitivity lists leaking LLHD ops (Fixes #9469)
#9481 opened Jan 20, 2026 by 5iri Loading…
15
[FIRRTL] Add DomainKind attribute to WireOp for domain-typed Wires
#9453 opened Jan 14, 2026 by MrRoy09 Loading…
[InnerSymbolTable] Expose a method to add an InnerSymTarget.
#9446 opened Jan 13, 2026 by mikeurbach Loading…
5
[FIRRTL] Drop Source/Sink Annotation Support
#9429 opened Jan 8, 2026 by seldridge • Draft
2
[LLVM] try/integrate llvm/llvm-project#171775
#9402 opened Jan 3, 2026 by makslevental • Draft
2
ProTip! Mix and match filters to narrow down what you’re looking for.