Skip to content

Issues: llvm/circt

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
19 Open 105 Closed
19 Open 105 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[MooreToCore] OOB array slices of unpacked arrays lowered like packed arrays Moore
#8215 opened Feb 10, 2025 by maerhart
1
[MooreToCore]Unexpected observed values in llhd.wait. Moore
#8211 opened Feb 8, 2025 by hailongSun2000
[MooreToCore] Properly deal with OOB access in dyn_extract Moore
#8201 opened Feb 7, 2025 by maerhart Loading…
13
[MooreToCore] Crash when getting values to observe Moore
#8176 opened Feb 3, 2025 by maerhart
@hailongSun2000
6
[MooreToCore] Out-of-bounds moore.extract lowered incorrectly Moore
#8163 opened Jan 31, 2025 by maerhart
1
[MooreToCore] Support moore.array_create good first issue Good for newcomers Moore
#8128 opened Jan 25, 2025 by fabianschuiki
@manojks1999
1
[ImportVerilog] Support handling the slang::ast::StatementBlockSymbol. ImportVerilog Moore
#8021 opened Dec 30, 2024 by hailongSun2000
[ImportVerilog] add real literal support, refine real type, and add real format support Moore
#8020 opened Dec 29, 2024 by chenbo-again • Draft
7
[ImportVerilog] Support for Procedural assign statements ImportVerilog Moore
#8010 opened Dec 19, 2024 by owlxiao Loading…
5
[ImportVerilog] sva prototype ImportVerilog Moore
#7999 opened Dec 16, 2024 by chenbo-again • Draft
[ImportVerilog] Support for sized unpacked arrays in 'inside' expressions ImportVerilog Moore
#7971 opened Dec 11, 2024 by ladisgin Loading…
18
[ImportVerilog] Add case inside ImportVerilog Moore
#7928 opened Dec 1, 2024 by ankolesn Loading…
11
[circt-verilog] zero parameter at module declaration fails when used Moore
#7753 opened Oct 31, 2024 by dacsson
2
[MooreToCore] Support net op good first issue Good for newcomers Moore
#7629 opened Sep 25, 2024 by fabianschuiki
[Moore] Input triggers assertion in canonicalizer infra bug Something isn't working Moore
#7531 opened Aug 19, 2024 by maerhart
7
[Moore] [Canonicalizer] Lower struct-related assignOp Moore
#7341 opened Jul 18, 2024 by mingzheTerapines Loading…
26
[Moore] Add MergeExtractRef pass. Moore
#7326 opened Jul 16, 2024 by hailongSun2000 Loading…
1
[Moore] Extend the operand of AssignOp and add PullNonBlockingUp pass. Moore
#7313 opened Jul 12, 2024 by hailongSun2000 Loading…
5
[Moore][Dedup] Dedup module op Moore
#7190 opened Jun 17, 2024 by mingzheTerapines • Draft
12
ProTip! no:milestone will show everything without a milestone.