Skip to content

Issues: llvm/circt

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
8 Open 24 Closed
8 Open 24 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[Seq] Move SeqToSV tests from test/Dialect/Seq to test/Conversion/SeqToSV good first issue Good for newcomers Seq Involving the `seq` dialect
#7637 opened Sep 26, 2024 by uenoku
3
[Seq] Add reset type Seq Involving the `seq` dialect
#7215 opened Jun 19, 2024 by teqdruid
[Seq] FirReg is not appropriate for the seq dialect Seq Involving the `seq` dialect
#7213 opened Jun 19, 2024 by teqdruid
[Seq] seq.compreg canonicalizations Seq Involving the `seq` dialect
#6039 opened Sep 4, 2023 by mortbopet
2
[Seq] Merge seq lowerings Seq Involving the `seq` dialect
#5639 opened Jul 20, 2023 by mortbopet
2
[Seq] Unify seq-dialect memory representations Seq Involving the `seq` dialect
#5463 opened Jun 23, 2023 by mortbopet
6
[Seq] What is the canonical way to clock gate a register? Seq Involving the `seq` dialect
#5454 opened Jun 22, 2023 by mortbopet
2
ExportVerilog crashes when encountering an seq.firrtlreg ExportVerilog Seq Involving the `seq` dialect
#3966 opened Sep 21, 2022 by darthscsi
2
ProTip! What’s not been updated in a month: updated:<2025-01-14.