Skip to content

Commit e7938e9

Browse files
EsmeYiEsmeYi
committed
Rebase. (Comments are not addressed.)
1 parent 5f7e921 commit e7938e9

30 files changed

+245
-56
lines changed

Diff for: ‎llvm/include/llvm/BinaryFormat/XCOFF.h

+28-3
Original file line numberDiff line numberDiff line change
@@ -333,10 +333,33 @@ enum CFileLangId : uint8_t {
333333
TB_CPLUSPLUS = 9 ///< C++ language.
334334
};
335335

336+
// CPU ID in XCOFF, defined in `/usr/include/aouthdr.h`.
336337
enum CFileCpuId : uint8_t {
337-
TCPU_PPC64 = 2, ///< PowerPC common architecture 64-bit mode.
338-
TCPU_COM = 3, ///< POWER and PowerPC architecture common.
339-
TCPU_970 = 19 ///< PPC970 - PowerPC 64-bit architecture.
338+
TCPU_INVALID = 0, ///< Invalid id - assumes POWER for old objects.
339+
TCPU_PPC = 1, ///< PowerPC common architecture 32 bit mode.
340+
TCPU_PPC64 = 2, ///< PowerPC common architecture 64-bit mode.
341+
TCPU_COM = 3, ///< POWER and PowerPC architecture common.
342+
TCPU_PWR = 4, ///< POWER common architecture objects.
343+
TCPU_ANY = 5, ///< Mixture of any incompatable POWER
344+
///< and PowerPC architecture implementations.
345+
TCPU_601 = 6, ///< 601 implementation of PowerPC architecture.
346+
TCPU_603 = 7, ///< 603 implementation of PowerPC architecture.
347+
TCPU_604 = 8, ///< 604 implementation of PowerPC architecture.
348+
349+
// The following are PowerPC 64-bit architectures.
350+
TCPU_620 = 16,
351+
TCPU_A35 = 17,
352+
TCPU_PWR5 = 18,
353+
TCPU_970 = 19,
354+
TCPU_PWR6 = 20,
355+
TCPU_PWR5X = 22,
356+
TCPU_PWR6E = 23,
357+
TCPU_PWR7 = 24,
358+
TCPU_PWR8 = 25,
359+
TCPU_PWR9 = 26,
360+
TCPU_PWR10 = 27,
361+
362+
TCPU_PWRX = 224 ///< RS2 implementation of POWER architecture.
340363
};
341364

342365
enum SymbolAuxType : uint8_t {
@@ -350,6 +373,7 @@ enum SymbolAuxType : uint8_t {
350373

351374
StringRef getMappingClassString(XCOFF::StorageMappingClass SMC);
352375
StringRef getRelocationTypeString(XCOFF::RelocationType Type);
376+
StringRef getTCPUString(XCOFF::CFileCpuId TCPU);
353377
Expected<SmallString<32>> parseParmsType(uint32_t Value, unsigned FixedParmsNum,
354378
unsigned FloatingParmsNum);
355379
Expected<SmallString<32>> parseParmsTypeWithVecInfo(uint32_t Value,
@@ -468,6 +492,7 @@ enum ExtendedTBTableFlag : uint8_t {
468492

469493
StringRef getNameForTracebackTableLanguageId(TracebackTable::LanguageID LangId);
470494
SmallString<32> getExtendedTBTableFlagString(uint8_t Flag);
495+
XCOFF::CFileCpuId getCpuID(StringRef CPU);
471496

472497
struct CsectProperties {
473498
CsectProperties(StorageMappingClass SMC, SymbolType ST)

Diff for: ‎llvm/include/llvm/MC/MCAssembler.h

+6
Original file line numberDiff line numberDiff line change
@@ -70,6 +70,9 @@ class MCAssembler {
7070

7171
SmallVector<const MCSymbol *, 0> Symbols;
7272

73+
// PPC CPU type.
74+
std::string CPU;
75+
7376
MCDwarfLineTableParams LTParams;
7477

7578
/// The set of function symbols for which a .thumb_func directive has
@@ -224,6 +227,9 @@ class MCAssembler {
224227
return make_pointee_range(Symbols);
225228
}
226229

230+
void setCPU(std::string TargetCPU) { CPU = std::move(TargetCPU); }
231+
StringRef getCPU() const { return CPU; }
232+
227233
bool registerSection(MCSection &Section);
228234
bool registerSymbol(const MCSymbol &Symbol);
229235

Diff for: ‎llvm/include/llvm/MC/MCObjectStreamer.h

+1
Original file line numberDiff line numberDiff line change
@@ -184,6 +184,7 @@ class MCObjectStreamer : public MCStreamer {
184184
void emitFileDirective(StringRef Filename) override;
185185
void emitFileDirective(StringRef Filename, StringRef CompilerVersion,
186186
StringRef TimeStamp, StringRef Description) override;
187+
void emitMachineDirective(StringRef CPU) override;
187188

188189
void emitAddrsig() override;
189190
void emitAddrsigSym(const MCSymbol *Sym) override;

Diff for: ‎llvm/include/llvm/MC/MCStreamer.h

+3
Original file line numberDiff line numberDiff line change
@@ -871,6 +871,9 @@ class MCStreamer {
871871
virtual void emitFileDirective(StringRef Filename, StringRef CompilerVersion,
872872
StringRef TimeStamp, StringRef Description);
873873

874+
// Emit '.machine "CPU"' assembler diretive.
875+
virtual void emitMachineDirective(StringRef CPU);
876+
874877
/// Emit the "identifiers" directive. This implements the
875878
/// '.ident "version foo"' assembler directive.
876879
virtual void emitIdent(StringRef IdentString) {}

Diff for: ‎llvm/lib/BinaryFormat/XCOFF.cpp

+58
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@
99
#include "llvm/BinaryFormat/XCOFF.h"
1010
#include "llvm/ADT/SmallString.h"
1111
#include "llvm/ADT/StringRef.h"
12+
#include "llvm/ADT/StringSwitch.h"
1213
#include "llvm/Support/Errc.h"
1314
#include "llvm/Support/Error.h"
1415

@@ -107,6 +108,63 @@ StringRef XCOFF::getNameForTracebackTableLanguageId(
107108
}
108109
#undef LANG_CASE
109110

111+
XCOFF::CFileCpuId XCOFF::getCpuID(StringRef CPU) {
112+
return StringSwitch<XCOFF::CFileCpuId>(CPU)
113+
.Case("generic", XCOFF::TCPU_COM)
114+
.Case("601", XCOFF::TCPU_601)
115+
.Cases("602", "603", "603e", "603ev", XCOFF::TCPU_603)
116+
.Cases("604", "604e", XCOFF::TCPU_604)
117+
.Case("620", XCOFF::TCPU_620)
118+
.Case("970", XCOFF::TCPU_970)
119+
.Cases("pwr3", "power3", "pwr4", "power4", "COM", "630", "G3", "G4", "G5",
120+
XCOFF::TCPU_COM)
121+
.Cases("pwr5", "power5", "PWR5", XCOFF::TCPU_PWR5)
122+
.Cases("pwr5x", "power5x", "PWR5X", XCOFF::TCPU_PWR5X)
123+
.Cases("pwr6", "power6", "PWR6", XCOFF::TCPU_PWR6)
124+
.Cases("pwr6x", "power6x", "PWR6E", XCOFF::TCPU_PWR6E)
125+
.Cases("pwr7", "power7", "PWR7", XCOFF::TCPU_PWR7)
126+
.Cases("pwr8", "power8", "PWR8", XCOFF::TCPU_PWR8)
127+
.Cases("pwr9", "power9", "PWR9", XCOFF::TCPU_PWR9)
128+
.Cases("pwr10", "power10", "PWR10", XCOFF::TCPU_PWR10)
129+
.Cases("ppc", "ppc32", "ppc64", "PPC64", "powerpc", "powerpc64",
130+
XCOFF::TCPU_COM)
131+
.Cases("ppc64le", "powerpc64le", XCOFF::TCPU_PWR8)
132+
.Cases("any", "ANY", XCOFF::TCPU_ANY)
133+
.Case("future", XCOFF::TCPU_PWR10)
134+
.Default(XCOFF::TCPU_INVALID);
135+
}
136+
137+
#define TCPU_CASE(A) \
138+
case XCOFF::TCPU_##A: \
139+
return #A;
140+
StringRef XCOFF::getTCPUString(XCOFF::CFileCpuId TCPU) {
141+
switch (TCPU) {
142+
TCPU_CASE(INVALID)
143+
TCPU_CASE(PPC)
144+
TCPU_CASE(PPC64)
145+
TCPU_CASE(COM)
146+
TCPU_CASE(PWR)
147+
TCPU_CASE(ANY)
148+
TCPU_CASE(601)
149+
TCPU_CASE(603)
150+
TCPU_CASE(604)
151+
TCPU_CASE(620)
152+
TCPU_CASE(A35)
153+
TCPU_CASE(PWR5)
154+
TCPU_CASE(970)
155+
TCPU_CASE(PWR6)
156+
TCPU_CASE(PWR5X)
157+
TCPU_CASE(PWR6E)
158+
TCPU_CASE(PWR7)
159+
TCPU_CASE(PWR8)
160+
TCPU_CASE(PWR9)
161+
TCPU_CASE(PWR10)
162+
TCPU_CASE(PWRX)
163+
}
164+
return "INVALID";
165+
}
166+
#undef TCPU_CASE
167+
110168
Expected<SmallString<32>> XCOFF::parseParmsType(uint32_t Value,
111169
unsigned FixedParmsNum,
112170
unsigned FloatingParmsNum) {

Diff for: ‎llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp

+21-2
Original file line numberDiff line numberDiff line change
@@ -501,9 +501,28 @@ bool AsmPrinter::doInitialization(Module &M) {
501501
}
502502
}
503503

504-
// On AIX, emit bytes for llvm.commandline metadata after .file so that the
505-
// C_INFO symbol is preserved if any csect is kept by the linker.
506504
if (TM.getTargetTriple().isOSBinFormatXCOFF()) {
505+
// Emit .machine directive on AIX.
506+
XCOFF::CFileCpuId TargetCpuId = XCOFF::TCPU_INVALID;
507+
// Walk through the "target-cpu" attribute of functions and use the newest
508+
// level as the CPU of the module.
509+
for (auto &F : M) {
510+
XCOFF::CFileCpuId FunCpuId =
511+
XCOFF::getCpuID(TM.getSubtargetImpl(F)->getCPU());
512+
if (FunCpuId > TargetCpuId)
513+
TargetCpuId = FunCpuId;
514+
}
515+
// If there is no "target-cpu" attr in functions, take the "-mcpu" value.
516+
if (!TargetCpuId) {
517+
if (!TM.getTargetCPU().empty())
518+
TargetCpuId = XCOFF::getCpuID(TM.getTargetCPU());
519+
else
520+
TargetCpuId = XCOFF::TCPU_COM;
521+
}
522+
OutStreamer->emitMachineDirective(XCOFF::getTCPUString(TargetCpuId));
523+
524+
// On AIX, emit bytes for llvm.commandline metadata after .file so that the
525+
// C_INFO symbol is preserved if any csect is kept by the linker.
507526
emitModuleCommandLines(M);
508527
// Now we can generate section information.
509528
OutStreamer->initSections(false, *TM.getMCSubtargetInfo());

Diff for: ‎llvm/lib/MC/MCAsmStreamer.cpp

+9
Original file line numberDiff line numberDiff line change
@@ -288,6 +288,9 @@ class MCAsmStreamer final : public MCStreamer {
288288
void emitFileDirective(StringRef Filename) override;
289289
void emitFileDirective(StringRef Filename, StringRef CompilerVersion,
290290
StringRef TimeStamp, StringRef Description) override;
291+
292+
void emitMachineDirective(StringRef CPU) override;
293+
291294
Expected<unsigned> tryEmitDwarfFileDirective(
292295
unsigned FileNo, StringRef Directory, StringRef Filename,
293296
std::optional<MD5::MD5Result> Checksum = std::nullopt,
@@ -1625,6 +1628,12 @@ void MCAsmStreamer::emitFileDirective(StringRef Filename,
16251628
EmitEOL();
16261629
}
16271630

1631+
void MCAsmStreamer::emitMachineDirective(StringRef CPU) {
1632+
OS << "\t.machine\t";
1633+
PrintQuotedString(CPU, OS);
1634+
EmitEOL();
1635+
}
1636+
16281637
void MCAsmStreamer::printDwarfFileDirective(
16291638
unsigned FileNo, StringRef Directory, StringRef Filename,
16301639
std::optional<MD5::MD5Result> Checksum, std::optional<StringRef> Source,

Diff for: ‎llvm/lib/MC/MCObjectStreamer.cpp

+4
Original file line numberDiff line numberDiff line change
@@ -800,6 +800,10 @@ void MCObjectStreamer::emitFileDirective(StringRef Filename,
800800
// with the integrated assembler.
801801
}
802802

803+
void MCObjectStreamer::emitMachineDirective(StringRef CPU) {
804+
getAssembler().setCPU(CPU.data());
805+
}
806+
803807
void MCObjectStreamer::emitAddrsig() {
804808
getAssembler().getWriter().emitAddrsigSection();
805809
}

Diff for: ‎llvm/lib/MC/MCStreamer.cpp

+3
Original file line numberDiff line numberDiff line change
@@ -1168,6 +1168,9 @@ void MCStreamer::emitFileDirective(StringRef Filename,
11681168
StringRef CompilerVersion,
11691169
StringRef TimeStamp, StringRef Description) {
11701170
}
1171+
void MCStreamer::emitMachineDirective(StringRef CPU) {
1172+
llvm_unreachable("this directive only supported on XCOFF targets");
1173+
}
11711174
void MCStreamer::emitCOFFSymbolStorageClass(int StorageClass) {
11721175
llvm_unreachable("this directive only supported on COFF targets");
11731176
}

Diff for: ‎llvm/lib/MC/XCOFFObjectWriter.cpp

+2-5
Original file line numberDiff line numberDiff line change
@@ -1183,11 +1183,8 @@ void XCOFFObjectWriter::writeSymbolTable(MCAssembler &Asm) {
11831183
LangID = XCOFF::TB_Fortran;
11841184
else
11851185
LangID = XCOFF::TB_CPLUSPLUS;
1186-
uint8_t CpuID;
1187-
if (is64Bit())
1188-
CpuID = XCOFF::TCPU_PPC64;
1189-
else
1190-
CpuID = XCOFF::TCPU_COM;
1186+
1187+
uint8_t CpuID = XCOFF::getCpuID(Asm.getCPU());
11911188

11921189
int NumberOfFileAuxEntries = 1;
11931190
if (!Vers.empty())

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-cpu-version.ll

+17
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff < %s | FileCheck %s
2+
3+
; CHECK: .file "1.c"
4+
; CHECK-NEXT: .machine "PWR8"
5+
; CHECK-NEXT: .csect ..text..[PR],5
6+
; CHECK-NEXT: .rename ..text..[PR],""
7+
8+
source_filename = "1.c"
9+
10+
define dso_local signext i32 @main() #0 {
11+
entry:
12+
%retval = alloca i32, align 4
13+
store i32 0, ptr %retval, align 4
14+
ret i32 0
15+
}
16+
17+
attributes #0 = {"target-cpu"="pwr8"}

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-extern-weak.ll

+1-2
Original file line numberDiff line numberDiff line change
@@ -68,8 +68,7 @@ declare extern_weak void @foo_ext_weak(ptr)
6868
; CHECKSYM-NEXT: Value (SymbolTableIndex): 0x0
6969
; CHECKSYM-NEXT: Section: N_DEBUG
7070
; CHECKSYM-NEXT: Source Language ID: TB_CPLUSPLUS (0x9)
71-
; CHECKSYM32-NEXT: CPU Version ID: TCPU_COM (0x3)
72-
; CHECKSYM64-NEXT: CPU Version ID: TCPU_PPC64 (0x2)
71+
; CHECKSYM-NEXT: CPU Version ID: TCPU_COM (0x3)
7372
; CHECKSYM-NEXT: StorageClass: C_FILE (0x67)
7473
; CHECKSYM-NEXT: NumberOfAuxEntries: 2
7574
; CHECKSYM: Symbol {

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-extern.ll

+1-2
Original file line numberDiff line numberDiff line change
@@ -91,8 +91,7 @@ declare i32 @bar_extern(ptr)
9191
; CHECKSYM-NEXT: Value (SymbolTableIndex): 0x0
9292
; CHECKSYM-NEXT: Section: N_DEBUG
9393
; CHECKSYM-NEXT: Source Language ID: TB_CPLUSPLUS (0x9)
94-
; CHECKSYM32-NEXT: CPU Version ID: TCPU_COM (0x3)
95-
; CHECKSYM64-NEXT: CPU Version ID: TCPU_PPC64 (0x2)
94+
; CHECKSYM-NEXT: CPU Version ID: TCPU_COM (0x3)
9695
; CHECKSYM-NEXT: StorageClass: C_FILE (0x67)
9796
; CHECKSYM-NEXT: NumberOfAuxEntries: 2
9897
; CHECKSYM: Symbol {

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-filename-c.ll

+54-9
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,57 @@
1-
; RUN: llc -verify-machineinstrs -mtriple powerpc-ibm-aix-xcoff -filetype=obj -o %t.o < %s
2-
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ,OBJ32 %s
3-
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff -filetype=obj -o %t64.o < %s
4-
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ,OBJ64 %s
1+
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff -mcpu=pwr9 < %s | FileCheck --check-prefixes=ASM %s
2+
3+
; RUN: llc -verify-machineinstrs -mtriple powerpc-ibm-aix-xcoff -mcpu=pwr9 -filetype=obj -o %t.o < %s
4+
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ32 %s
5+
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff -mcpu=pwr9 -filetype=obj -o %t64.o < %s
6+
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ64 %s
57

68
source_filename = "1.c"
79

8-
; OBJ: Name: .file
9-
; OBJ: Source Language ID: TB_C (0x0)
10-
; OBJ32: CPU Version ID: TCPU_COM (0x3)
11-
; OBJ64: CPU Version ID: TCPU_PPC64 (0x2)
12-
; OBJ: Name: 1.c
10+
; ASM: .file "1.c",,"{{.*}}LLVM{{.*}}"
11+
; ASM-NEXT: .machine "PWR9"
12+
; ASM-NEXT: .csect ..text..[PR],5
13+
; ASM-NEXT: .rename ..text..[PR],""
14+
15+
; OBJ32: Symbol {
16+
; OBJ32-NEXT: Index: 0
17+
; OBJ32-NEXT: Name: .file
18+
; OBJ32-NEXT: Value (SymbolTableIndex): 0x0
19+
; OBJ32-NEXT: Section: N_DEBUG
20+
; OBJ32-NEXT: Source Language ID: TB_C (0x0)
21+
; OBJ32-NEXT: CPU Version ID: TCPU_PWR9 (0x1A)
22+
; OBJ32-NEXT: StorageClass: C_FILE (0x67)
23+
; OBJ32-NEXT: NumberOfAuxEntries: 2
24+
; OBJ32-NEXT: File Auxiliary Entry {
25+
; OBJ32-NEXT: Index: 1
26+
; OBJ32-NEXT: Name: 1.c
27+
; OBJ32-NEXT: Type: XFT_FN (0x0)
28+
; OBJ32-NEXT: }
29+
; OBJ32-NEXT: File Auxiliary Entry {
30+
; OBJ32-NEXT: Index: 2
31+
; OBJ32-NEXT: Name: {{.*}}LLVM{{.*}}
32+
; OBJ32-NEXT: Type: XFT_CV (0x2)
33+
; OBJ32-NEXT: }
34+
; OBJ32-NEXT: }
35+
36+
; OBJ64: Symbol {
37+
; OBJ64-NEXT: Index: 0
38+
; OBJ64-NEXT: Name: .file
39+
; OBJ64-NEXT: Value (SymbolTableIndex): 0x0
40+
; OBJ64-NEXT: Section: N_DEBUG
41+
; OBJ64-NEXT: Source Language ID: TB_C (0x0)
42+
; OBJ64-NEXT: CPU Version ID: TCPU_PWR9 (0x1A)
43+
; OBJ64-NEXT: StorageClass: C_FILE (0x67)
44+
; OBJ64-NEXT: NumberOfAuxEntries: 2
45+
; OBJ64-NEXT: File Auxiliary Entry {
46+
; OBJ64-NEXT: Index: 1
47+
; OBJ64-NEXT: Name: 1.c
48+
; OBJ64-NEXT: Type: XFT_FN (0x0)
49+
; OBJ64-NEXT: Auxiliary Type: AUX_FILE (0xFC)
50+
; OBJ64-NEXT: }
51+
; OBJ64-NEXT: File Auxiliary Entry {
52+
; OBJ64-NEXT: Index: 2
53+
; OBJ64-NEXT: Name: {{.*}}LLVM{{.*}}
54+
; OBJ64-NEXT: Type: XFT_CV (0x2)
55+
; OBJ64-NEXT: Auxiliary Type: AUX_FILE (0xFC)
56+
; OBJ64-NEXT: }
57+
; OBJ64-NEXT: }

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-filename-cpp.ll

+3-4
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,11 @@
11
; RUN: llc -verify-machineinstrs -mtriple powerpc-ibm-aix-xcoff -filetype=obj -o %t.o < %s
2-
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ,OBJ32 %s
2+
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ %s
33
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff -filetype=obj -o %t64.o < %s
4-
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ,OBJ64 %s
4+
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ %s
55

66
source_filename = "1.cpp"
77

88
; OBJ: Name: .file
99
; OBJ: Source Language ID: TB_CPLUSPLUS (0x9)
10-
; OBJ32: CPU Version ID: TCPU_COM (0x3)
11-
; OBJ64: CPU Version ID: TCPU_PPC64 (0x2)
10+
; OBJ: CPU Version ID: TCPU_COM (0x3)
1211
; OBJ: Name: 1.cpp

Diff for: ‎llvm/test/CodeGen/PowerPC/aix-filename-f.ll

+3-4
Original file line numberDiff line numberDiff line change
@@ -1,12 +1,11 @@
11
; RUN: llc -verify-machineinstrs -mtriple powerpc-ibm-aix-xcoff -filetype=obj -o %t.o < %s
2-
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ,OBJ32 %s
2+
; RUN: llvm-readobj --symbols %t.o | FileCheck --check-prefixes=OBJ %s
33
; RUN: llc -verify-machineinstrs -mtriple powerpc64-ibm-aix-xcoff -filetype=obj -o %t64.o < %s
4-
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ,OBJ64 %s
4+
; RUN: llvm-readobj --symbols %t64.o | FileCheck --check-prefixes=OBJ %s
55

66
source_filename = "1.f95"
77

88
; OBJ: Name: .file
99
; OBJ: Source Language ID: TB_Fortran (0x1)
10-
; OBJ32: CPU Version ID: TCPU_COM (0x3)
11-
; OBJ64: CPU Version ID: TCPU_PPC64 (0x2)
10+
; OBJ: CPU Version ID: TCPU_COM (0x3)
1211
; OBJ: Name: 1.f95

0 commit comments

Comments
 (0)