-
Notifications
You must be signed in to change notification settings - Fork 13.2k
Pull requests: llvm/llvm-project
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
SelectionDAG: Fix isKnownNeverNaN for Min and Max
llvm:SelectionDAG
SelectionDAGISel as well
#135742
opened Apr 15, 2025 by
wzssyqa
Loading…
[flang][rt] Attempt to support some complex pow on the device
#135741
opened Apr 15, 2025 by
clementval
Loading…
[AsmPrinter] Migrate away from PointerUnion::dyn_cast (NFC)
debuginfo
#135740
opened Apr 15, 2025 by
kazutakahirata
Loading…
PowerPC/VSX: Select FMINNUM and FMAXNUM
backend:PowerPC
#135739
opened Apr 15, 2025 by
wzssyqa
Loading…
[mlir][tosa] Enhance CONV3D & DEPTHWISE_CONV2D verifier
mlir:linalg
mlir:tosa
mlir
#135738
opened Apr 15, 2025 by
tatwaichong
Loading…
[clang] Enable making Clang issues not falling into any other category
CompilerInstance
VFS thread-safe
clang
#135737
opened Apr 15, 2025 by
jansvoboda11
Loading…
[mlir][math] powi with negative exponent should invert at the end
mlir:math
mlir
#135735
opened Apr 15, 2025 by
ashermancinelli
Loading…
Documentation typo fixes
mlir:core
MLIR Core Infrastructure
mlir
#135732
opened Apr 15, 2025 by
tim-hoffman
Loading…
add inreg tests, add illegal type convertion
backend:AMDGPU
#135729
opened Apr 15, 2025 by
Shoreshen
Loading…
Introduce -funique-source-file-names flag.
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang:driver
'clang' and 'clang++' user-facing binaries. Not 'clang-cl'
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang
Clang issues not falling into any other category
llvm:transforms
#135728
opened Apr 15, 2025 by
pcc
Loading…
RISC-V: Support vectorizing FMINIMUMNUM and FMAXIMUMNUM
backend:RISC-V
llvm:transforms
#135727
opened Apr 15, 2025 by
wzssyqa
Loading…
Mark the last use of EFLAGS before the copy's def as a kill if the copy's def operand is itself a kill.
backend:X86
#135726
opened Apr 15, 2025 by
AZero13
Loading…
[Scalar] Construct SmallVector with an iterator range (NFC)
llvm:transforms
#135725
opened Apr 15, 2025 by
kazutakahirata
Loading…
[RISCV] Add ISel patterns for Xqcilia instructions
backend:RISC-V
#135724
opened Apr 15, 2025 by
svs-quic
Loading…
[flang] Propagate fast-math flags in target-rewrite
flang:codegen
flang:fir-hlfir
flang
Flang issues not falling into any other category
#135723
opened Apr 15, 2025 by
ashermancinelli
Loading…
[mlir] Use llvm::append_range (NFC)
mlir:async
mlir:core
MLIR Core Infrastructure
mlir:linalg
mlir:memref
mlir:presburger
mlir:scf
mlir:tosa
mlir:vector
mlir:vectorops
mlir
#135722
opened Apr 15, 2025 by
kazutakahirata
Loading…
[tools] Use llvm::append_range (NFC)
debuginfo
llvm:binary-utilities
#135721
opened Apr 15, 2025 by
kazutakahirata
Loading…
Fixed issue #128882: don't warn if 1st argument to 'getcwd' is NULL
clang:static analyzer
clang
Clang issues not falling into any other category
#135720
opened Apr 15, 2025 by
seanm
Loading…
[SPARC] Use op-then-halve instructions when we have VIS3
backend:Sparc
#135718
opened Apr 15, 2025 by
koachan
Loading…
[SPARC] Use op-then-neg instructions when we have VIS3
backend:Sparc
#135717
opened Apr 15, 2025 by
koachan
Loading…
[SPARC] Use native bitcast instructions when we have VIS3
backend:Sparc
#135716
opened Apr 15, 2025 by
koachan
Loading…
[SPARC] Use lzcnt to implement CTLZ when we have VIS3
backend:Sparc
#135715
opened Apr 15, 2025 by
koachan
Loading…
Previous Next
ProTip!
Mix and match filters to narrow down what you’re looking for.