llvm / llvm-project Public

Notifications You must be signed in to change notification settings
Fork 13.3k
Star 32k

Code
Issues 5k+
Pull requests 4.4k
Actions
Security
Insights

Additional navigation options

Code
Issues
Pull requests
Actions
Security
Insights

Issues: llvm/llvm-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts

34 Open 296 Closed

Author

Filter by author

Label

Filter by label

Use alt + click/return to exclude labels

or ⇧ + click/return for logical OR

Projects

Filter by project

Milestones

Filter by milestone

Assignee

Filter by who’s assigned

Assigned to nobody

Sort

Sort by

Newest Oldest Most commented Least commented Recently updated Least recently updated Best match

Most reactions

Issues list

[llvm] annotate interfaces in llvm/Support for DLL export backend:AMDGPU backend:Hexagon backend:RISC-V llvm:support

#136014 opened Apr 16, 2025 by andrurogerz

Loading…

[HEXAGON] [MachinePipeliner] Fix the DAG in case of dependent phis. backend:Hexagon

#135925 opened Apr 16, 2025 by quic-asaravan

Loading…

release/20.x: [HEXAGON] Fix corner cases for hwloops pass (#135439) backend:Hexagon

#135657 opened Apr 14, 2025 by llvmbot

Loading…

LLVM 20.X Release

[hexagon] switch to eld as the default linker backend:Hexagon clang:driver

'clang' and 'clang++' user-facing binaries. Not 'clang-cl'

enhancement

Improving things as opposed to bug fixing, e.g. new or missing feature

#135200 opened Apr 10, 2025 by androm3da

[Hexagon] Cannot select: t89: v4i1 = HexagonISD::PFALSE backend:Hexagon crash-on-valid

#134659 opened Apr 7, 2025 by alexrp

[lld] [hexagon] Assertion `auxIdx == 0' backend:Hexagon lld:ELF

#132766 opened Mar 24, 2025 by androm3da

[PHIElimination] Reuse existing COPY in predecessor basic block backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:PowerPC backend:SystemZ backend:X86 debuginfo llvm:globalisel llvm:regalloc llvm:transforms

#131837 opened Mar 18, 2025 by guy-david

Loading…

[Support] report_fatal_error: Do not generate crash backtrace by default backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:NVPTX backend:PowerPC backend:SystemZ backend:WebAssembly backend:X86 debuginfo llvm:binary-utilities llvm:globalisel llvm:support llvm:transforms LTO

Link time optimization (regular/full LTO or ThinLTO)

Machine (object) code

#128495 opened Feb 24, 2025 by optimisan • Draft

[TARGETS-PARSER] Added const reference for params with size >= 16 bytes backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:NVPTX

#125083 opened Jan 30, 2025 by GermanAizek

Loading…

Added const reference for params wth size >= 16 bytes backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:NVPTX backend:RISC-V debuginfo llvm:analysis llvm:binary-utilities llvm:globalisel llvm:ir llvm:SandboxIR llvm:SelectionDAG

SelectionDAGISel as well

llvm:support llvm:transforms LTO

Link time optimization (regular/full LTO or ThinLTO)

PGO

Profile Guided Optimizations

platform:windows tablegen testing-tools tools:llvm-exegesis vectorizers

#125074 opened Jan 30, 2025 by GermanAizek

Loading…

[MachinePipeliner] Remove UB from tests (NFC) backend:Hexagon backend:PowerPC

#123169 opened Jan 16, 2025 by kasuga-fj

Loading…

[MachinePipeliner] Fix loop-carried dependencies analysis backend:AArch64 backend:Hexagon backend:PowerPC

#121907 opened Jan 7, 2025 by kasuga-fj

Loading…

[IR][AsmParser] Revamp how floating-point literals work in LLVM IR. backend:AArch64 backend:AMDGPU backend:ARM backend:DirectX backend:Hexagon backend:loongarch backend:NVPTX backend:PowerPC backend:RISC-V backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 clang:openmp

OpenMP related changes to Clang

clang

Clang issues not falling into any other category

debuginfo HLSL

HLSL Language Support

llvm:adt llvm:analysis llvm:globalisel llvm:instcombine llvm:ir llvm:support llvm:transforms

#121838 opened Jan 6, 2025 by jcranmer-intel

Loading…

[llvm] Support save/restore point splitting in shrink-wrap backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:NVPTX backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 debuginfo llvm:globalisel

#119359 opened Dec 10, 2024 by enoskova-sc

Loading…

[llvm][RISCV] Support multiple save/restore points in prolog-epilog backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:NVPTX backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 debuginfo llvm:globalisel

#119358 opened Dec 10, 2024 by enoskova-sc

Loading…

[llvm] Support multiple save/restore points in mir backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:NVPTX backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 debuginfo llvm:globalisel

#119357 opened Dec 10, 2024 by enoskova-sc

Loading…

[Support] Add clang tooling generated explicit visibility macros backend:AMDGPU backend:Hexagon backend:RISC-V llvm:support

#113097 opened Oct 20, 2024 by fsfod

Loading…

[lld] Add thunks for hexagon backend:Hexagon lld:ELF lld

#111217 opened Oct 4, 2024 by androm3da

Loading…

Clang tooling generated visibility macros for Clang backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:PowerPC backend:RISC-V backend:SystemZ backend:WebAssembly backend:X86 clang:analysis clang:codegen

IR generation bugs: mangling, exceptions, etc.

clang:dataflow

Clang Dataflow Analysis framework - https://clang.llvm.org/docs/DataFlowAnalysisIntro.html

clang:frontend

Language frontend issues, e.g. anything involving "Sema"

clang:modules

C++20 modules and Clang Header Modules

clang:openmp

OpenMP related changes to Clang

clang:static analyzer clang

Clang issues not falling into any other category

clang-format ClangIR

Anything related to the ClangIR project

HLSL

HLSL Language Support

xray

#109702 opened Sep 23, 2024 by fsfod

Loading…

[llvm] Ensure that soft float targets don't use float/vector code for memops. backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:PowerPC backend:RISC-V backend:SystemZ backend:X86 llvm:globalisel llvm:SelectionDAG

SelectionDAGISel as well

#107022 opened Sep 2, 2024 by alexrp

Loading…

AMDGPU: Drop and upgrade llvm.amdgcn.atomic.csub/cond.sub to atomicrmw backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:PowerPC backend:RISC-V backend:WebAssembly backend:X86 clang:openmp

OpenMP related changes to Clang

flang:openmp llvm:analysis llvm:globalisel llvm:ir llvm:SelectionDAG

SelectionDAGISel as well

llvm:support llvm:transforms mlir:llvm mlir

#105553 opened Aug 21, 2024 by anjenner

Loading…

LLVM miscompiles passing/returning half on several backends by using lossy conversions backend:Hexagon backend:MIPS backend:PowerPC backend:Sparc backend:WebAssembly floating-point

Floating-point math

miscompilation

#97981 opened Jul 8, 2024 by beetrees

3 of 7 tasks

LLVM miscompiles consecutive half operations by using too much precision on several backends backend:AVR backend:Hexagon backend:loongarch backend:m68k backend:MIPS backend:MSP430 backend:PowerPC backend:Sparc backend:WebAssembly floating-point

Floating-point math

miscompilation

#97975 opened Jul 7, 2024 by beetrees

3 of 11 tasks

[llvm][test] Fix filecheck annotation typos [1.5/n] backend:AArch64 backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines

C++20 coroutines

debuginfo llvm:analysis llvm:binary-utilities llvm:instcombine llvm:transforms mc

Machine (object) code

PGO

Profile Guided Optimizations

#94857 opened Jun 8, 2024 by klensy

Loading…

[llvm][test] Fix filecheck annotation typos [1/n] backend:AArch64 backend:AMDGPU backend:ARM backend:Hexagon backend:loongarch backend:m68k backend:NVPTX backend:PowerPC backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86 coroutines

C++20 coroutines

debuginfo llvm:analysis llvm:binary-utilities llvm:instcombine llvm:transforms mc

Machine (object) code

PGO

Profile Guided Optimizations

#93673 opened May 29, 2024 by klensy

Loading…

Previous 1 2 Next

Previous Next

ProTip! Adding no:label will show everything without a label.

Provide feedback

Saved searches

Use saved searches to filter your results more quickly