-
Notifications
You must be signed in to change notification settings - Fork 13.3k
Issues: llvm/llvm-project
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
LLVM miscompiles consecutive Floating-point math
miscompilation
half
operations by using too much precision on several backends
backend:AVR
backend:Hexagon
backend:loongarch
backend:m68k
backend:MIPS
backend:MSP430
backend:PowerPC
backend:Sparc
backend:WebAssembly
floating-point
#97975
opened Jul 7, 2024 by
beetrees
3 of 11 tasks
[clang] Improve diagnostics for constraints of inline asm (NFC)
backend:AArch64
backend:AMDGPU
backend:ARM
backend:DirectX
backend:loongarch
backend:m68k
backend:MSP430
backend:PowerPC
backend:RISC-V
backend:Sparc
backend:SystemZ
backend:WebAssembly
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang
Clang issues not falling into any other category
#96363
opened Jun 21, 2024 by
e-kud
Loading…
[RFC] Introducing IR generation bugs: mangling, exceptions, etc.
clang:dataflow
Clang Dataflow Analysis framework - https://clang.llvm.org/docs/DataFlowAnalysisIntro.html
clang:frontend
Language frontend issues, e.g. anything involving "Sema"
clang:static analyzer
clang
Clang issues not falling into any other category
llvm:ir
llvm:SelectionDAG
SelectionDAGISel as well
llvm:transforms
__builtin_consistent
to generate AArch64 BC.cond …
backend:AArch64
backend:ARM
backend:loongarch
backend:m68k
backend:MSP430
backend:RISC-V
backend:Sparc
backend:SPIR-V
backend:WebAssembly
backend:X86
clang:analysis
clang:codegen
#72175
opened Nov 14, 2023 by
ilinpv
Loading…
Replace llvm.memcpy et al's i1 isVolatile with i8 VolFlags
backend:AArch64
backend:AMDGPU
backend:ARM
backend:loongarch
backend:MSP430
backend:RISC-V
backend:Sparc
backend:WebAssembly
backend:X86
clang:codegen
IR generation bugs: mangling, exceptions, etc.
clang
Clang issues not falling into any other category
debuginfo
flang:driver
flang:fir-hlfir
flang:openmp
flang
Flang issues not falling into any other category
llvm:analysis
llvm:globalisel
llvm:ir
llvm:SelectionDAG
SelectionDAGISel as well
llvm:support
llvm:transforms
mlir:llvm
mlir:spirv
mlir
PGO
Profile Guided Optimizations
#65748
opened Sep 8, 2023 by
urnathan
Loading…
[CodeGen] Backend crash with machine code errors
backend:MSP430
crash
Prefer [crash-on-valid] or [crash-on-invalid]
llvm:codegen
#59318
opened Dec 3, 2022 by
HazyFish
Assertion `(!isa<llvm::Constant>(EvaluatedGEP.TotalOffset) || EvaluatedGEP.OffsetOverflows == Builder.getFalse()) && "If the offset got constant-folded, we don't expect that there was an " "overflow."'
backend:MSP430
bugzilla
Issues migrated from bugzilla
clang:codegen
IR generation bugs: mangling, exceptions, etc.
compiler-rt:ubsan
Undefined behavior sanitizer
confirmed
Verified by a second party
crash
Prefer [crash-on-valid] or [crash-on-invalid]
#48168
opened Jan 20, 2021 by
vabridgers
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (8/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43390
opened Nov 18, 2019 by
llvmbot
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (7/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43389
opened Nov 18, 2019 by
llvmbot
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (6/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43388
opened Nov 18, 2019 by
llvmbot
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (5/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43387
opened Nov 18, 2019 by
llvmbot
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (2/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43384
opened Nov 18, 2019 by
llvmbot
[MSP430][InstCombine][DAGCombine]Poor codegen for targets with no native shifts (1/8)
backend:MSP430
bugzilla
Issues migrated from bugzilla
llvm:codegen
#43383
opened Nov 18, 2019 by
llvmbot
[MSP430] Assertion: Trying to add an operand to a machine instr that is already done!
backend:MSP430
bugzilla
Issues migrated from bugzilla
tools:llc
#36966
opened May 29, 2018 by
llvmbot
[MSP430] Fix for byval parameters
backend:MSP430
bugzilla
Issues migrated from bugzilla
#14468
opened Oct 16, 2012 by
llvmbot
msp430 backend: arguments passed in wrong registers
backend:MSP430
bugzilla
Issues migrated from bugzilla
miscompilation
#6945
opened Mar 10, 2010 by
llvmbot
ProTip!
Exclude everything labeled
bug
with -label:bug.