-
Notifications
You must be signed in to change notification settings - Fork 13.5k
Issues: llvm/llvm-project
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[mlir][math] Fix intrinsic conversions to LLVM for 0D-vector types
mlir
#141020
opened May 22, 2025 by
AGindinson
Loading…
[MLIR] Add bufferization state class to OneShotBufferization pass
mlir:arith
mlir:bufferization
Bufferization infrastructure
mlir:cf
mlir:linalg
mlir:mlprogram
mlir:scf
mlir:shape
mlir:sparse
Sparse compiler in MLIR
mlir:tensor
mlir:vector
mlir:vectorops
mlir
#141019
opened May 22, 2025 by
mscuttari
Loading…
[mlir] Optimize const values AffineMap::compose
mlir:core
MLIR Core Infrastructure
mlir
#141005
opened May 22, 2025 by
qazwsxedcrfvtg14
Loading…
[mlir][Vector] Canonicalize empty
vector.mask
into vector.select
mlir:vector
mlir:vectorops
mlir
#140976
opened May 22, 2025 by
dcaballe
Loading…
[mlir] fix copying DialectRegistry and OperationState
mlir:core
MLIR Core Infrastructure
mlir
#140963
opened May 21, 2025 by
makslevental
Loading…
[MLIR] Change getBackwardSlice to return a logicalresult rather than …
mlir:affine
mlir:core
MLIR Core Infrastructure
mlir:gpu
mlir:linalg
mlir:nvgpu
mlir:scf
mlir
#140961
opened May 21, 2025 by
wsmoses
Loading…
[LLVM][Windows] Elide Clang issues not falling into any other category
lld:COFF
lld
llvm:support
LTO
Link time optimization (regular/full LTO or ThinLTO)
mlir:core
MLIR Core Infrastructure
mlir
platform:windows
tablegen
PrettyStackTrace
output for usage errors
clang
#140956
opened May 21, 2025 by
bd1976bris
Loading…
[llvm][mlir] Atomic Control Options Support
mlir:llvm
mlir
#140932
opened May 21, 2025 by
anchuraj
Loading…
[mlir][tosa] Fix indexing in TosaToTensor
mlir:tosa
mlir
#140906
opened May 21, 2025 by
shay-kl
Loading…
[mlir][Linalg] Fix fusing of indexed linalg consumer with different axes
mlir:linalg
mlir
#140892
opened May 21, 2025 by
simpel01
Loading…
[mlir][docs] Fix typo in PassManagement.md (NFC)
mlir
#140891
opened May 21, 2025 by
csstormq
Loading…
[mlir] Add missing add_mlir_library_install() to tool libraries
mlir:core
MLIR Core Infrastructure
mlir
#140880
opened May 21, 2025 by
valgur
Loading…
[mlir][linalg] Move vectorization tests for pad + insert_slice Ops (nfc)
mlir:linalg
mlir
#140877
opened May 21, 2025 by
banach-space
Loading…
[MLIR] Determine contiguousness of memrefs with a dynamic dimension
mlir:core
MLIR Core Infrastructure
mlir:vector
mlir:vectorops
mlir
#140872
opened May 21, 2025 by
momchil-velikov
Loading…
CVE-2022-25883 and CVE-2022-3517 with respect to
mlir/utils/vscode/package-lock.json
mlir
#140869
opened May 21, 2025 by
rolfmorel
[MLIR][NVVM] Rename cvt Ops to convert
mlir:llvm
mlir
#140868
opened May 21, 2025 by
Wolfram70
Loading…
[mlir] Unique property constraints where possible
mlir:core
MLIR Core Infrastructure
mlir
#140849
opened May 21, 2025 by
krzysz00
Loading…
[MLIR][LLVM] Tail call support for inline asm op
backend:AMDGPU
mlir:gpu
mlir:llvm
mlir:vector
mlir
#140826
opened May 21, 2025 by
bcardosolopes
Loading…
Revert "[mlir][affine] allow iter args as valid dims"
mlir:affine
mlir
#140808
opened May 20, 2025 by
ftynse
Loading…
[mlir][tosa] Fix level check on unranked input tensor
mlir:tosa
mlir
#140795
opened May 20, 2025 by
lhutton1
Loading…
[mlir][tosa] Improve invalid operator data types error message
mlir:tosa
mlir
#140756
opened May 20, 2025 by
lhutton1
Loading…
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.