Skip to content

Commit 5833a37

Browse files
etterlietterli
committed
[otbn,sim] Add simulator test cases for bignum vectorized instructions
This commit adds simple tests to test the simulator implementation of the vectorized instructions. Signed-off-by: Pascal Etterli <[email protected]>
1 parent 33e320b commit 5833a37

36 files changed

+1357
-93
lines changed

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_addv_8s.exp‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright lowRISC contributors (OpenTitan project).
2+
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# AUTOGENERATED with generate_bn_simd_tests.py --seed 5627
6+
7+
w0 = 0xffffffff38e982e4e08a278ff53b68c7adf3591712562ba8423010eafe4b043c
8+
w1 = 0x9a8ee1130000000042fb3f9785ae6563d4cff0ddabe7e2cd2ba9e523604c5f59
9+
w20 = 0x9a8ee11238e982e4238567267ae9ce2a82c349f4be3e0e756dd9f60d5e976395

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_addv_8s.s‎

Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,55 @@
1+
/* Copyright lowRISC contributors (OpenTitan project). */
2+
/* Licensed under the Apache License, Version 2.0, see LICENSE for details. */
3+
/* SPDX-License-Identifier: Apache-2.0 */
4+
5+
/* AUTOGENERATED with generate_bn_simd_tests.py --seed 5627 */
6+
7+
.section .text.start
8+
/* Load vectors */
9+
addi x2, x0, 0
10+
la x3, vec32a0
11+
bn.lid x2++, 0(x3)
12+
la x3, vec32b0
13+
bn.lid x2++, 0(x3)
14+
/* Run test */
15+
bn.addv.8s w20, w0, w1
16+
/* Clean up */
17+
addi x2, x0, 0 /* reset x2 */
18+
addi x3, x0, 0 /* reset x3 */
19+
20+
ecall
21+
22+
.section .data
23+
/*
24+
32-bit vector vec32a0 for instruction bn.addv.8s
25+
vec32a0 = [4294967295, 954827492, 3767150479, 4114311367, 2918406423, 307637160, 1110446314, 4266329148]
26+
vec32a0 = 0xffffffff38e982e4e08a278ff53b68c7adf3591712562ba8423010eafe4b043c
27+
*/
28+
vec32a0:
29+
.word 0xfe4b043c
30+
.word 0x423010ea
31+
.word 0x12562ba8
32+
.word 0xadf35917
33+
.word 0xf53b68c7
34+
.word 0xe08a278f
35+
.word 0x38e982e4
36+
.word 0xffffffff
37+
/*
38+
32-bit vector vec32b0 for instruction bn.addv.8s
39+
vec32b0 = [2593054995, 0, 1123762071, 2242798947, 3570397405, 2884100813, 732554531, 1615617881]
40+
vec32b0 = 0x9a8ee1130000000042fb3f9785ae6563d4cff0ddabe7e2cd2ba9e523604c5f59
41+
*/
42+
vec32b0:
43+
.word 0x604c5f59
44+
.word 0x2ba9e523
45+
.word 0xabe7e2cd
46+
.word 0xd4cff0dd
47+
.word 0x85ae6563
48+
.word 0x42fb3f97
49+
.word 0x00000000
50+
.word 0x9a8ee113
51+
/*
52+
Result of bn.addv.8s (w20)
53+
res = [2593054994, 954827492, 595945254, 2062143018, 2193836532, 3191737973, 1843000845, 1586979733]
54+
res = 0x9a8ee11238e982e4238567267ae9ce2a82c349f4be3e0e756dd9f60d5e976395
55+
*/

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_addvm_8s.exp‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
# Copyright lowRISC contributors (OpenTitan project).
2+
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# AUTOGENERATED with generate_bn_simd_tests.py --seed 5627
6+
7+
w0 = 0x007fe000002222a6c2ec40684a3f49a8aa74b852007a4dd10032103d0065fcde
8+
w1 = 0x1dc7a73d00000000705669520a86e86f10ddf065000c33d700798597005f0fdd
9+
w20 = 0x1dc7a73c002222a632c2c9b954465216bad2c8b60006a1a7002bb5d300452cba
10+
w30 = 0x00000000000000000000000000000000000000000000000000000000007fe001

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_addvm_8s.s‎

Lines changed: 74 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,74 @@
1+
/* Copyright lowRISC contributors (OpenTitan project). */
2+
/* Licensed under the Apache License, Version 2.0, see LICENSE for details. */
3+
/* SPDX-License-Identifier: Apache-2.0 */
4+
5+
/* AUTOGENERATED with generate_bn_simd_tests.py --seed 5627 */
6+
7+
.section .text.start
8+
/* Load vectors */
9+
addi x2, x0, 0
10+
la x3, vec32a0
11+
bn.lid x2++, 0(x3)
12+
la x3, vec32b0
13+
bn.lid x2++, 0(x3)
14+
/* Load modulus into MOD WSR */
15+
li x2, 30
16+
la x3, mod32
17+
bn.lid x2, 0(x3)
18+
bn.wsrw MOD, w30
19+
/* Run test */
20+
bn.addvm.8s w20, w0, w1
21+
/* Clean up */
22+
addi x2, x0, 0 /* reset x2 */
23+
addi x3, x0, 0 /* reset x3 */
24+
25+
ecall
26+
27+
.section .data
28+
/*
29+
32-bit vector mod32 for instruction bn.addvm.8s
30+
mod32 = [8380417]
31+
mod32 = 0x007fe001
32+
*/
33+
mod32:
34+
.word 0x007fe001
35+
.word 0x
36+
.word 0x
37+
.word 0x
38+
.word 0x
39+
.word 0x
40+
.word 0x
41+
.word 0x
42+
/*
43+
32-bit vector vec32a0 for instruction bn.addvm.8s
44+
vec32a0 = [8380416, 2237094, 3270262888, 1245661608, 2859776082, 8015313, 3280957, 6683870]
45+
vec32a0 = 0x007fe000002222a6c2ec40684a3f49a8aa74b852007a4dd10032103d0065fcde
46+
*/
47+
vec32a0:
48+
.word 0x0065fcde
49+
.word 0x0032103d
50+
.word 0x007a4dd1
51+
.word 0xaa74b852
52+
.word 0x4a3f49a8
53+
.word 0xc2ec4068
54+
.word 0x002222a6
55+
.word 0x007fe000
56+
/*
57+
32-bit vector vec32b0 for instruction bn.addvm.8s
58+
vec32b0 = [499623741, 0, 1884711250, 176613487, 282980453, 799703, 7964055, 6229981]
59+
vec32b0 = 0x1dc7a73d00000000705669520a86e86f10ddf065000c33d700798597005f0fdd
60+
*/
61+
vec32b0:
62+
.word 0x005f0fdd
63+
.word 0x00798597
64+
.word 0x000c33d7
65+
.word 0x10ddf065
66+
.word 0x0a86e86f
67+
.word 0x70566952
68+
.word 0x00000000
69+
.word 0x1dc7a73d
70+
/*
71+
Result of bn.addvm.8s (w20)
72+
res = [499623740, 2237094, 851626425, 1413894678, 3134376118, 434599, 2864595, 4533434]
73+
res = 0x1dc7a73c002222a632c2c9b954465216bad2c8b60006a1a7002bb5d300452cba
74+
*/

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_mulv_8s.exp‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright lowRISC contributors (OpenTitan project).
2+
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# AUTOGENERATED with generate_bn_simd_tests.py --seed 5627
6+
7+
w0 = 0x00000000000000010000af710000260613873f1227790323af89087e3c08bac4
8+
w1 = 0x71abf6a49dda4bfd0009b75800032be141973aa1530768a28955f665c3a57045
9+
w20 = 0x000000009dda4bfda89f15d878966d46b1f6be5292cf34262f0f6db6ac6416d4

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_mulv_8s.s‎

Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,55 @@
1+
/* Copyright lowRISC contributors (OpenTitan project). */
2+
/* Licensed under the Apache License, Version 2.0, see LICENSE for details. */
3+
/* SPDX-License-Identifier: Apache-2.0 */
4+
5+
/* AUTOGENERATED with generate_bn_simd_tests.py --seed 5627 */
6+
7+
.section .text.start
8+
/* Load vectors */
9+
addi x2, x0, 0
10+
la x3, vec32a0
11+
bn.lid x2++, 0(x3)
12+
la x3, vec32b0
13+
bn.lid x2++, 0(x3)
14+
/* Run test */
15+
bn.mulv.8s w20, w0, w1
16+
/* Clean up */
17+
addi x2, x0, 0 /* reset x2 */
18+
addi x3, x0, 0 /* reset x3 */
19+
20+
ecall
21+
22+
.section .data
23+
/*
24+
32-bit vector vec32a0 for instruction bn.mulv.8s
25+
vec32a0 = [0, 1, 44913, 9734, 327630610, 662242083, 2944993406, 1007205060]
26+
vec32a0 = 0x00000000000000010000af710000260613873f1227790323af89087e3c08bac4
27+
*/
28+
vec32a0:
29+
.word 0x3c08bac4
30+
.word 0xaf89087e
31+
.word 0x27790323
32+
.word 0x13873f12
33+
.word 0x00002606
34+
.word 0x0000af71
35+
.word 0x00000001
36+
.word 0x00000000
37+
/*
38+
32-bit vector vec32b0 for instruction bn.mulv.8s
39+
vec32b0 = [1907095204, 2648329213, 636760, 207841, 1100429985, 1392994466, 2304112229, 3282399301]
40+
vec32b0 = 0x71abf6a49dda4bfd0009b75800032be141973aa1530768a28955f665c3a57045
41+
*/
42+
vec32b0:
43+
.word 0xc3a57045
44+
.word 0x8955f665
45+
.word 0x530768a2
46+
.word 0x41973aa1
47+
.word 0x00032be1
48+
.word 0x0009b758
49+
.word 0x9dda4bfd
50+
.word 0x71abf6a4
51+
/*
52+
Result of bn.mulv.8s (w20)
53+
res = [0, 2648329213, 2828998104, 2023124294, 2985737810, 2463052838, 789540278, 2892240596]
54+
res = 0x000000009dda4bfda89f15d878966d46b1f6be5292cf34262f0f6db6ac6416d4
55+
*/

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_mulvl_8s.exp‎

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
# Copyright lowRISC contributors (OpenTitan project).
2+
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# AUTOGENERATED with generate_bn_simd_tests.py --seed 5627
6+
7+
w0 = 0x063c6a814dc57909e25d69ecfc120be39ebf076cdb34965527bfd054d5bd8018
8+
w1 = 0xae9fcad4fad7d975b7e9804994386245707ea018496c569e773a2db71daae149
9+
w2 = 0x063c6a814dc57909e25d69ecfc120be39ebf076cdb34965527bfd054d5bd8018
10+
w3 = 0xae9fcad4fad7d975b7e9804994386245707ea018496c569e773a2db71daae149
11+
w20 = 0x377fbfc921aa6c91b973a04c5955e6bb53b709cc2f91933dc7943bf4488e9ed8
12+
w21 = 0x7c3b05f55f67f21d10ae74dc29f7d9bf2e4cf05c05d9c1d9c0cd6a645557e2f8

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_mulvl_8s.s‎

Lines changed: 93 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,93 @@
1+
/* Copyright lowRISC contributors (OpenTitan project). */
2+
/* Licensed under the Apache License, Version 2.0, see LICENSE for details. */
3+
/* SPDX-License-Identifier: Apache-2.0 */
4+
5+
/* AUTOGENERATED with generate_bn_simd_tests.py --seed 5627 */
6+
7+
.section .text.start
8+
/* Load vectors */
9+
addi x2, x0, 0
10+
la x3, vec32a0
11+
bn.lid x2++, 0(x3)
12+
la x3, vec32b0
13+
bn.lid x2++, 0(x3)
14+
la x3, vec32a1
15+
bn.lid x2++, 0(x3)
16+
la x3, vec32b1
17+
bn.lid x2++, 0(x3)
18+
/* Run test */
19+
bn.mulvl.8s w20, w0, w1, 0
20+
bn.mulvl.8s w21, w2, w3, 6
21+
/* Clean up */
22+
addi x2, x0, 0 /* reset x2 */
23+
addi x3, x0, 0 /* reset x3 */
24+
25+
ecall
26+
27+
.section .data
28+
/*
29+
32-bit vector vec32a0 for instruction bn.mulvl.8s
30+
vec32a0 = [104622721, 1304787209, 3797772780, 4229041123, 2663319404, 3677656661, 666882132, 3585966104]
31+
vec32a0 = 0x063c6a814dc57909e25d69ecfc120be39ebf076cdb34965527bfd054d5bd8018
32+
*/
33+
vec32a0:
34+
.word 0xd5bd8018
35+
.word 0x27bfd054
36+
.word 0xdb349655
37+
.word 0x9ebf076c
38+
.word 0xfc120be3
39+
.word 0xe25d69ec
40+
.word 0x4dc57909
41+
.word 0x063c6a81
42+
/*
43+
32-bit vector vec32a1 for instruction bn.mulvl.8s
44+
vec32a1 = [104622721, 1304787209, 3797772780, 4229041123, 2663319404, 3677656661, 666882132, 3585966104]
45+
vec32a1 = 0x063c6a814dc57909e25d69ecfc120be39ebf076cdb34965527bfd054d5bd8018
46+
*/
47+
vec32a1:
48+
.word 0xd5bd8018
49+
.word 0x27bfd054
50+
.word 0xdb349655
51+
.word 0x9ebf076c
52+
.word 0xfc120be3
53+
.word 0xe25d69ec
54+
.word 0x4dc57909
55+
.word 0x063c6a81
56+
/*
57+
32-bit vector vec32b0 for instruction bn.mulvl.8s
58+
vec32b0 = [2929707732, 4208449909, 3085533257, 2486723141, 1887346712, 1231836830, 2000301495, 497738057]
59+
vec32b0 = 0xae9fcad4fad7d975b7e9804994386245707ea018496c569e773a2db71daae149
60+
*/
61+
vec32b0:
62+
.word 0x1daae149
63+
.word 0x773a2db7
64+
.word 0x496c569e
65+
.word 0x707ea018
66+
.word 0x94386245
67+
.word 0xb7e98049
68+
.word 0xfad7d975
69+
.word 0xae9fcad4
70+
/*
71+
32-bit vector vec32b1 for instruction bn.mulvl.8s
72+
vec32b1 = [2929707732, 4208449909, 3085533257, 2486723141, 1887346712, 1231836830, 2000301495, 497738057]
73+
vec32b1 = 0xae9fcad4fad7d975b7e9804994386245707ea018496c569e773a2db71daae149
74+
*/
75+
vec32b1:
76+
.word 0x1daae149
77+
.word 0x773a2db7
78+
.word 0x496c569e
79+
.word 0x707ea018
80+
.word 0x94386245
81+
.word 0xb7e98049
82+
.word 0xfad7d975
83+
.word 0xae9fcad4
84+
/*
85+
Result of bn.mulvl.8s (w20)
86+
res = [931119049, 564817041, 3111362636, 1498801851, 1404504524, 798069565, 3348380660, 1217306328]
87+
res = 0x377fbfc921aa6c91b973a04c5955e6bb53b709cc2f91933dc7943bf4488e9ed8
88+
*/
89+
/*
90+
Result of bn.mulvl.8s (w21)
91+
res = [2084242933, 1600647709, 279868636, 704108991, 776794204, 98157017, 3234687588, 1431823096]
92+
res = 0x7c3b05f55f67f21d10ae74dc29f7d9bf2e4cf05c05d9c1d9c0cd6a645557e2f8
93+
*/

‎hw/ip/otbn/dv/otbnsim/test/simple/insns/bn_mulvm_8s.exp‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
# Copyright lowRISC contributors (OpenTitan project).
2+
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
# AUTOGENERATED with generate_bn_simd_tests.py --seed 5627
6+
7+
w0 = 0x00130ba60026b8b1007d0790003471de003b0d4400447ffa00203c06004518b8
8+
w1 = 0x0039f9600003d82d002cf414003383050051a57900539816002d0334007be6c9
9+
w20 = 0x001004e50031e6e10071a89e00190c820030776d007809e3007f8b21003d1bd3
10+
w30 = 0x000000000000000000000000000000000000000000000000fc7fdfff007fe001

0 commit comments

Comments
 (0)