CS61C Spring 2018 Project 2: RISC-V Instruction Set Emulator

Emulator which implements subset of the RISC-V ISA.