Search results

uvmaobi_memory_storage_slv_seq_c does not honor cfg response knobs (rvalid latency / exokay / etc.) unless it calls add_r_fields()

Status: Open.

#2738 In openhwgroup/core-v-verif;

· adrianf0 opened on May 9, 2026

uvma_obi_memory_mon: R-channel can mis-associate rvalid after reset with pre-reset outstanding transaction

Status: Open.

#2735 In openhwgroup/core-v-verif;

· adrianf0 opened on May 8, 2026

uvma_obi_memory_drv (SLV mode) may still drive rvalid after reset asserted (cannot abort pending response)

Status: Open.

#2734 In openhwgroup/core-v-verif;

· adrianf0 opened on May 8, 2026

Makefile for Spike compiler has out of date SV simulator dependancy

Type:Bug

Status: Open.

#2733 In openhwgroup/core-v-verif;

· MikeOpenHWGroup opened on Apr 29, 2026

cv32e40x simple-sim barebones flow is out of sync with current RTL and UVMT software assumptions

Status: Open.

#2728 In openhwgroup/core-v-verif;

· Cyan-28 opened on Mar 25, 2026

Use of async reset for interface clocking blocks

questionFurther information is requestedFurther information is requested

Status: Open.

#2725 In openhwgroup/core-v-verif;

· MikeOpenHWGroup opened on Mar 13, 2026

disabling extensions issue in cv32e40x rtl for Verilator simulation?

Status: Open.

#2723 In openhwgroup/core-v-verif;

· KUSHAL45412 opened on Mar 8, 2026

[uvma_axi5 synchronizer] Issue with typecasting 64 addr to int'(addr)

Common InfrastructureLibrary components or scriptware common to all environments in CORE-V-VERIFLibrary components or scriptware common to all environments in CORE-V-VERIF

Status: Open.

#2642 In openhwgroup/core-v-verif;

· khandelwaltanuj opened on Nov 25, 2025

Verilator build fails with “requires a C++14 or newer compiler” due to hard-coded -std=gnu++11

taskAssignment to create something newAssignment to create something new

Status: Open.

#2641 In openhwgroup/core-v-verif;

· BekiryY opened on Oct 14, 2025

CV32E40P/dev: uvmt generic_exception_test does not work with DSim

Status: Open.

#2636 In openhwgroup/core-v-verif;

· djvra opened on Aug 28, 2025

cv32e40p RTL difference

Status: Open.

#2634 In openhwgroup/core-v-verif;

· djvra opened on Aug 14, 2025

XIF Invalid Compressed Instrs - Assert Slightly Wrong

Status: Open.

#2627 In openhwgroup/core-v-verif;

· silabs-robin opened on Jul 11, 2025