Verilog Testbench Simulation

CI/CD Pipeline Test Change #2

Sign in to view logs

Triggered via push December 20, 2025 00:37

pasinponsww

main

Status Success

Total duration 20s

Artifacts –

iverilog-sim.yml

on: push