Skip to content
Verilog Format Check

CI/CD Pipeline Test Chance #3 #4

Sign in to view logs

CI/CD Pipeline Test Chance #3

CI/CD Pipeline Test Chance #3 #4

Triggered via push December 20, 2025 00:41
@pasinponswwpasinponsww
pushed cd06d16
main
Status Success
Total duration 8s
Artifacts –

verilog-format.yml

on: push
verilog-format
5s
verilog-format
Fit to window
Zoom out
Zoom in