-
Notifications
You must be signed in to change notification settings - Fork 2.3k
[Bouffalo lab] Improve BL702/BL702L execution efficiency by updating the linker file #38878
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
|
PR #38878: Size comparison from 7c2d0ea to 86333fe Increases above 0.2%:
Full report (74 builds for bl602, bl702, bl702l, cc13x4_26x4, cc32xx, cyw30739, efr32, esp32, linux, nrfconnect, nxp, psoc6, qpg, stm32, telink, tizen)
|
|
PR #38878: Size comparison from b16122c to 8d8fd3d Full report (73 builds for bl602, bl702, bl702l, cc13x4_26x4, cc32xx, cyw30739, efr32, esp32, linux, nrfconnect, nxp, psoc6, qpg, stm32, telink, tizen)
|
|
@wy-hh the summary could be make more clear: why is this more efficient? What did you change in the linker script and for what reason? |
|
PR #38878: Size comparison from ad9b873 to 591a9b0 Full report (73 builds for bl602, bl702, bl702l, cc13x4_26x4, cc32xx, cyw30739, efr32, esp32, linux, nrfconnect, nxp, psoc6, qpg, stm32, telink, tizen)
|
Updated. |
|
PR #38878: Size comparison from 70e5039 to 591a9b0 Full report (73 builds for bl602, bl702, bl702l, cc13x4_26x4, cc32xx, cyw30739, efr32, esp32, linux, nrfconnect, nxp, psoc6, qpg, stm32, telink, tizen)
|
… the linker file (project-chip#38878) * [Bouffalo lab] configure memory region of Thread task stack on BL702/BL702L * Restyled by clang-format --------- Co-authored-by: Restyled.io <[email protected]> Co-authored-by: Andrei Litvin <[email protected]>
…pdate BL702/BL702L linker file to improve execution and fix bl616 wifi scan (#4) * [bouffalo lab] Add/update platform configuration to track psram/wifi section for CI build report (project-chip#38865) * [bouffalo lab] Update reference partition table to increase size of P… (project-chip#38875) * [bouffalo lab] Update reference partition table to increase size of PSM region * Restyled by prettier-markdown --------- Co-authored-by: Restyled.io <[email protected]> * [Bouffalo lab] Improve BL702/BL702L execution efficiency by updating the linker file (project-chip#38878) * [Bouffalo lab] configure memory region of Thread task stack on BL702/BL702L * Restyled by clang-format --------- Co-authored-by: Restyled.io <[email protected]> Co-authored-by: Andrei Litvin <[email protected]> * [bouffalo lab] fix bl616 wifi scan operation with/without specified ssid (project-chip#38877) * [bouffalo lab] fix bl616 wifi scan operation with/without specified ssid * Restyled by clang-format * check ssid length before * Verify SSID length prior to copying and correct pScanResult reference handling when SSID is specified. * Restyled by clang-format * remove +1 for mScanSSID * Restyled by clang-format --------- Co-authored-by: Restyled.io <[email protected]> * update documents after cherry-pick --------- Co-authored-by: Restyled.io <[email protected]> Co-authored-by: Andrei Litvin <[email protected]>
… the linker file (project-chip#38878) * [Bouffalo lab] configure memory region of Thread task stack on BL702/BL702L * Restyled by clang-format --------- Co-authored-by: Restyled.io <[email protected]> Co-authored-by: Andrei Litvin <[email protected]>
BL702/BL702L has SRAM and PSRAM for RAM, and SRAM has faster access speed than PSRAM.
Update linker file to try to put more data/bss data in SRAM, not PSRAM, to improve memory access speed.
Testing
targets:
bouffalolab-bl704ldk-light-thread-littlefsbouffalolab-bl706dk-light-thread-littlefstest commands:
./chip-tool pairing ble-thread 3 hex:<dataset> 20202021 3840./chip-tool onoff toggle 2 1