Skip to content

Conversation

@ved-rivos
Copy link
Contributor

Close #1857

@aswaterman aswaterman merged commit 2c67071 into riscv-software-src:master Nov 14, 2024
3 checks passed
lewislzh pushed a commit to OpenXiangShan/riscv-isa-sim that referenced this pull request Dec 2, 2024
Add missing priv qualification to prev_virt
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Question about setting sstatus.SDT after executing MRET instructions

2 participants