Skip to content

Conversation

@aswaterman
Copy link
Collaborator

The previous routines always stored the low-order bits into the low-order doubleword, which is only correct on little-endian targets.

@ved-rivos can you sanity-check this? I spotted it after seeing your comment here: riscv/riscv-isa-manual#2447 (comment)

The idea is to make FLQ/FSQ look more like AMOCAS.Q etc. rather than a special case.

The previous routines always stored the low-order bits into the
low-order doubleword, which is only correct on little-endian targets.
@ved-rivos
Copy link
Contributor

@aswaterman looks right to me.

@aswaterman
Copy link
Collaborator Author

Thank you!

@aswaterman aswaterman merged commit 59bf546 into master Dec 7, 2025
3 checks passed
@aswaterman aswaterman deleted the fix-flq-fsq-big-endian branch December 7, 2025 08:50
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants