Skip to content

Comments

Add support for Hexagon HVX#509

Draft
androm3da wants to merge 1 commit intorust-lang:masterfrom
androm3da:bcain/hexagon_hvx
Draft

Add support for Hexagon HVX#509
androm3da wants to merge 1 commit intorust-lang:masterfrom
androm3da:bcain/hexagon_hvx

Conversation

@androm3da
Copy link

Add vendor module and tests for Qualcomm Hexagon HVX (Hexagon Vector eXtension) SIMD support. HVX provides wide vector operations in either 64-byte (512-bit) or 128-byte (1024-bit) mode.

Note: u8x128/i8x128 types are not included because portable-simd currently limits lane count to 64 (bitmask operations use u64). In 128-byte HVX mode, u8x64 maps to a half-vector (512-bit).

Add vendor module and tests for Qualcomm Hexagon HVX (Hexagon Vector
eXtension) SIMD support. HVX provides wide vector operations in either
64-byte (512-bit) or 128-byte (1024-bit) mode.

Note: u8x128/i8x128 types are not included because portable-simd
currently limits lane count to 64 (bitmask operations use u64).
In 128-byte HVX mode, u8x64 maps to a half-vector (512-bit).
@androm3da
Copy link
Author

androm3da commented Feb 20, 2026

Successor to #500

Note that llvm/llvm-project#182520 causes some problems in some use cases. Hopefully the fix lands soon to make it into 22.x and then into Rust.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant