Pinned Loading
-
Monster-Adders
Monster-Adders PublicHigh-frequency 2048-bit adders for Intel Agilex 5 FPGAs leveraging LAB carry chains and prefix-tree optimization
SystemVerilog
-
-
Making-Brainwaves
Making-Brainwaves PublicA matrix vector multiplication engine inspired by Microsoft's Project Brainwave FPGA accelerator for Deep Neural Network inference.
SystemVerilog 1
-
high-risc-high-reward
high-risc-high-reward PublicA basic single-cycle RISC-V 32I CPU core written in SystemVerilog!
SystemVerilog
-
UVM
UVM PublicDesigning a testbench for a data alignment module using the SystemVerilog UVM library. Major components are three agents, a model, and a scoreboard.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
