Skip to content
View saads312's full-sized avatar

Block or report saads312

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Monster-Adders Monster-Adders Public

    High-frequency 2048-bit adders for Intel Agilex 5 FPGAs leveraging LAB carry chains and prefix-tree optimization

    SystemVerilog

  2. Versal-BERT Versal-BERT Public

    Mapping a BERT-style encoder onto AMD Versal hard NoC

    SystemVerilog

  3. Making-Brainwaves Making-Brainwaves Public

    A matrix vector multiplication engine inspired by Microsoft's Project Brainwave FPGA accelerator for Deep Neural Network inference.

    SystemVerilog 1

  4. high-risc-high-reward high-risc-high-reward Public

    A basic single-cycle RISC-V 32I CPU core written in SystemVerilog!

    SystemVerilog

  5. shell-jr shell-jr Public

    A C++ based custom bash terminal for beginners with AI powered help commands!

    C++ 1

  6. UVM UVM Public

    Designing a testbench for a data alignment module using the SystemVerilog UVM library. Major components are three agents, a model, and a scoreboard.

    Verilog