Skip to content
View sagar37-bot's full-sized avatar
💭
student Open for Internship
💭
student Open for Internship

Block or report sagar37-bot

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 8T-SRAM 8T-SRAM Public

    Design and Implementation of an 8T SRAM in 90nm CMOS using Cadence Virtuoso.

  2. 4bit-ALU 4bit-ALU Public

    A modular 4-bit Arithmetic Logic Unit (ALU) implemented in Verilog HDL. Features a hierarchical design where each arithmetic and logical operation is encapsulated in a separate module, integrated t…