Sr. Director, Logic Design at SemiFive
-
SemiFive
Popular repositories Loading
-
chisel3
chisel3 PublicForked from chipsalliance/chisel
Chisel 3: A Modern Hardware Design Language
Scala
-
-
pulp-platform-axi
pulp-platform-axi PublicForked from pulp-platform/axi
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog
-
-
-
OpenViking
OpenViking PublicForked from volcengine/OpenViking
Self-evolving Context Database for AI Agents. Unify Agent Memory, Knowledge RAG and Skills.
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
