Skip to content
View shobhit-mittra's full-sized avatar
🧩
Constantly Trying
🧩
Constantly Trying

Block or report shobhit-mittra

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. baseband_processor baseband_processor Public

    Design of a simple base-band processor using Verilog HDL and hardwaree implementation of Spartan-7 fpga unit, as a part of the HDL Chip Design Laboratory at TUM

    Verilog

  2. low-power-adiabatic-design-D-FlipFlop low-power-adiabatic-design-D-FlipFlop Public

    This project is a part of the report for my 7th semester program elective (EC-4152 Low Power VLSI Design).

  3. tcl_box tcl_box Public

    This repository is dedicated to learning and improving my TCL scripting and related concepts. This project is inspired by the Udemy course by Kunal Gosh sir titled : 'VSD - TCL programming from nov…

    Tcl

  4. Tcl_parser Tcl_parser Public

    This repository is my entry into scripting using TCL and an attempt to understand it's nuances in physical design flow in VLSI

    Tcl 1

  5. vsd_pd_workshop vsd_pd_workshop Public

    This repository serves as an archive of all the knowledge I acquired and encountered during the VSD-Advanced Physical Design workshop. I have utilised several snippets to demonstrate the ideas I ga…