Skip to content
View shuvagataUF's full-sized avatar

Highlights

  • Pro

Block or report shuvagataUF

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. aes_c_3_implementations aes_c_3_implementations Public

    C

  2. HDLBits_codes HDLBits_codes Public

    Verilog

  3. AFL AFL Public

    Forked from google/AFL

    american fuzzy lop - a security-oriented fuzzer

    C

  4. chipyard chipyard Public

    Forked from ucb-bar/chipyard

    An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

    Scala

  5. ibex ibex Public

    Forked from lowRISC/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  6. neorv32 neorv32 Public

    Forked from stnolting/neorv32

    🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

    VHDL