stnolting neorv32 General Discussions
General Discussions
Chat about anything and everything here
-
You must be logged in to vote Verilog implementation
HWHardware-related troubleshootingSomething is not working as expected -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote Multi-Core Architecture
enhancementNew feature or request help wantedExtra attention is needed -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote Small datasheet error
DOCImprovements or additions to documentation -
You must be logged in to vote Trouble using basic GPIO
troubleshootingSomething is not working as expected -
You must be logged in to vote Vivado Integration for simulation
troubleshootingSomething is not working as expected -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote wfi instruction with global interrupts disabled
risc-v complianceModification to comply with official RISC-V specs. -
You must be logged in to vote -
You must be logged in to vote -
You must be logged in to vote Brackets Appear Red in Generated Assembly File (.asm)
questionFurther information is requested -
You must be logged in to vote -
You must be logged in to vote typedef neorv32_uart0_t/neorv32_uart1_t change to neorv32_uart_t
SWSoftware-related coding-styleRelated to the HW/SW coding style -
You must be logged in to vote neorv32 Program Counter Operation
questionFurther information is requested -
You must be logged in to vote Questions about using NEORV32 Core
questionFurther information is requested -
You must be logged in to vote CFU vector operations
enhancementNew feature or request HWHardware-related -
You must be logged in to vote -
You must be logged in to vote
