-
Notifications
You must be signed in to change notification settings - Fork 2.8k
ArmPkg/Drivers/ArmGicDxe: Add Extended SPI support for GICv3 #11032
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
0f22be0
to
2b7c65c
Compare
a450368
to
a916600
Compare
Thanks for this, it's definitely a gap that needs closing. I'll do a more detailed review later today, but two high-level comments:
|
a916600
to
899a5e4
Compare
Changed ESPI -> ExtSpi in code and extended SPI in comments. I don't think it's possible to easily break this up into atomic changes that are all functional. |
@samimujawar @pierregondois @LeviYeoReum any comments on this series? |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Thank you for this patch.
Some minor suggestions otherwise this patch looks good to me.
3b7301e
to
a046766
Compare
a046766
to
61ffdd9
Compare
@samimujawar any more issues to address? |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Other than the initialisation of mGicOperationConfigMap[], this patch looks good to me.
c184d06
to
4926f8b
Compare
4926f8b
to
72fe50a
Compare
This commit enables extended SPI support for GicV3. GicV3 must decide, based on the source intid, whether to access the SPI-range registers, PPI-range registers in the redistributor, or the extended SPI-range registers. The protocol interfaces must also support registering an interrupt handler with an extended SPI intid. To save ~24KB of memory, handler allocation and access is delegated to GicV2 and GicV3. GicV2 retains the existing handler mapping scheme using intids literally. GicV3 remaps extended SPI intids to be immediately after the highest SPI intids. Tested on qemu with the BSA test suite. Signed-off-by: Nick Graves <[email protected]>
72fe50a
to
f372752
Compare
Description
Adds ESPI support to GICv3
#10869
How This Was Tested
Tested on qemu with ESPI support via the BSA ACS test suite.
Integration Instructions
N/A