You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
common: added function to split a string to a vector by using a delimiter
jtag: added method to retrieves number of devices in the JTAG chain
main: added detect_flash in SPI Mode and with a manufacturer
99-openfpgaloader.rules: added entry for ULX3S/ULX4M (DFU mode)
99-openfpgaloader.rules: update
99-openfpgaloader.rules: added rule for ESP32S3
README.md: added list of sponsors (hardware/boards and/or features funder)
update
jtag: allows caller to specify tdi level in toggleClk method
ci: add ubuntu 24
main: list_boards now displays fpga_part too
main: list_boards: print 'Undefined' when fpga_part or cable_name is empty
main, board: added --pins argument compatible with SPI mode
progressBar: added eol for each progressBar update when no STDOUT_FILENO
display: std::endl -> \n
device: added verbose_level attribute
fix
fix: update version to patch with the release
fix to have an happy CI
CI: Removed ubuntu-20.02 build/test
make ENABLE_OPTIM non effective for Debug builds configuration
Fix snprintf usage
main: SPI mode without board: check file_size (must be > 0)
.github/workflows/Test.yml: fixed CI with windows
(msys2/setup-msys2 master looks broken)
board
new
Add support for Numatolab Neso board. Programming SRAM over USB works, when
board jumpers are set for JTAG programming mode. SPI flashing does not work
properly (does not boot).
Add icepi zero to board.hpp
Add support for Digilent Anvyl, the Big Red Board.
board, efinix: added SPI variant for efinix t20 BGA256 board
board: added ULX4M (DFU)
Adding support for Open Source SDR Lab Kintex-7 325t FPGA PCIE Development Board
Added alinx_ax7203 and alinx_ax7201 boards
Added STEP-MAX10 V1 support.
Added STEP-MXO2_V2 board support.
Add support for MILIANKE-S200-EG4D20 and update document
update
kcu105: add fpga package in description
kcu105: add secondary qspi detection and dump
cable
new
esp_usb_jtag: new cable
copy dirtyjtag to esp_usb_jtag, it compiles
copy protocol definiton, defines and private data/struct from openocd
esp_usb_jtag.c
ulx3s_esp board with esp32s3 cable
esp_usb_jtag specify usb vid:pid in jtag.cpp
hardcode usb interface and endpoints
getting caps
set chip id (not applicable for fpga)
tms write done, untested
cleanup and toggle clk
32bit counting
setting divisor (todo read base freq)
div range within 1-255
base speed from descriptor
fix doc typo with swapped tms/tdi some cleanup but it doesn't work.
adds GCM board type and FT4232H interface B cable
anlogicCable: Fix wrong ANLOGICCABLE_VIDv1
libgpiodJtagBitbang: add support for XVC server
Add cable support for ARM-USB-TINY-H based off ARM-USB-OCD-H
cable: added Altera USB Blaster III (missing link in doc)
esp_usb_jtag: fixed writeTDI with end and tms transition: now integrated
instead of distinct sequence. Fixed TDI value with tms transition. Working with ECP5
esp_usb_jtag: added optional parameter to lower timeout error (useful when
it's time to flush the device)
esp_usb_jtag: added support for espressif esp-usb-bridge firmware
esp_usb_jtag: added reference to esp32s3-jtag repository
libusb_ll/scan: improved display by align column according to max size (#549)
cmsisDAP: Avoid memcpy() on possibly overlapping buffer
Update ch347jtag.cpp
fix
anlogicCable: fixed typo
ftdispi: lowlevel init/MPSSE configuration before pins manipulation (issue #519)
ftdispi: ft2232_spi_wr_and_rd: use dedicated buffer for MPSSE command to
avoid overflow. Simplify code, improve error message (issue #524 and
ftdispi: fixed ft2232_spi_wr_and_rd: buffer is empty when transaction is read-only
Gowin: Arora V: fix SRAM erase/load when flash is blank and timeout bit is set
Gowin: Fix compilation on musl
Lattice: Fix incompatibility with Lattice FPGA
Lattice ice40: added detect_flash support
Lattice ice40: uses verbose_level for SPIFlash instead of verbose/quiet (#555)
Lattice ice40: Reuses prepare_flash_access/post_flash_access as much as possible. Removed dupplicated Flash dump informations. Be coherent to status message
Xilinx: adapted code to support existing spiOverJtag bitstreams (v1) and new bitstreams (v2)
files
update
pofParser: added flag 0x13 parsing with usercode extract
pofParser: flag 0x11: added unknown section when verbose
pofParser: getData/getLength: check if section exists: return data/length or null/-1
pofParser: parseHeader: better message + note
pofParser: displayHeader: improve messages
ihexParser: added type 04 (Extented Linear Address Record) and 05 (Start Linear Address Record)
mcsParser: check if _bit_data size is not larger than bitstream
fix
pofParser: honour CFM1/CFM2 data pointer
mcsParser: fixed warnings
spiFlash
new
added 1.35v csg325 build and Macronix flash
Added support for Everspin MRAM (EM008LX, EM016LX, EM032LX and EM064LX)
spiFlash, spiFlashdb: added global_lock flag and uses it instead of jedec_id (#566)
Added support for MX25L25645G FLASH memory
spiFlashdb: added XTX XT25F32B-S chip
spiFlashdb: add AT25QL321
update
spiFlash: only uses spi_put with distinct cmd parameter
spiFlashdb.hpp: disables quad mode configuration for all N25Q. It's useless
because the chip is able by default to support single and quad transaction and
after this configuration the flash is unable to works in single mode.
spiFlash: mask RDSR_WIP instead of RDSR_WEL while waiting
for completion
spiOverJtag
new
spiOverJtag: introduce a new spiOverJtag (v2) core able to work with complex JTAG chain
spiOverJtag: add xc7s75fgga676
update
spiOverJtag: reworks Artix and Spartan 7 approach: For a specific FPGA size,
pins name is only a matter of package, internally physical pads are the
same: a unique bitstream per size is necessary. This also simplify build.py
by removing complexity to extract model, size and package.
spiOverJtag/build.py: added default value for model variable
spiOverJtag/.gitignore: ignore vivado files
doc
new
doc/guide/install.rst: udev rules instructions under GuixSystem.
doc/FPGAs.yml: added Gowin Arora V GW5AT-60 Variant. Reorganized Gowin section