Skip to content

Conversation

@jasmangle
Copy link
Collaborator

Shifts delegation of clock selection assignment to an overall PRCI struct to account for the rest of the reset/clock division functionality.

Need to test on 2025-02-25, will update this PR once I've tested this driver.

@jasmangle jasmangle self-assigned this Feb 25, 2025
@jasmangle jasmangle changed the title Initial PRCI drivers for Bearly and DSP WIP: Initial PRCI drivers for Bearly and DSP Feb 25, 2025
@jasmangle jasmangle changed the title WIP: Initial PRCI drivers for Bearly and DSP Draft: Initial PRCI drivers for Bearly and DSP Feb 25, 2025
@Fi50
Copy link
Collaborator

Fi50 commented Mar 12, 2025

Was this tested btw? (is 100% chill if not)

@jasmangle
Copy link
Collaborator Author

jasmangle commented Mar 12, 2025

It's tested and doesn't work since the memory map for our chips last year is kinda wacky for prci (and doesnt actually have tile reset setters). I don't have time to fix at the moment, but upstream Baremetal should be fine for now.

@jasmangle
Copy link
Collaborator Author

Not at a computer at the moment, but a small change to move the CLOCK_SELECTOR out of intel pll driver should be all that is needed.

@Fi50
Copy link
Collaborator

Fi50 commented May 30, 2025

Bump (maybe around now is a good time to get the merges sorted out?)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants