Skip to content

Bump toolchains/riscv-tools/riscv-isa-sim from 7812eab to 643e6c6 #32

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
dependabot wants to merge 1 commit into from
Closed

Bump toolchains/riscv-tools/riscv-isa-sim from 7812eab to 643e6c6 #32

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion toolchains/riscv-tools/riscv-isa-sim
Open in desktop
Submodule riscv-isa-sim updated 79 files
+1 −1 .github/workflows/continuous-integration.yml
+1 −0 .gitignore
+2 −1 ci-tests/custom-csr.cc
+2 −1 ci-tests/test-customext.cc
+2 −1 ci-tests/testlib.cc
+9 −7 config.h.in
+676 −693 configure
+10 −16 configure.ac
+194 −206 disasm/disasm.cc
+2 −0 disasm/isa_parser.cc
+51 −34 fesvr/htif.cc
+10 −1 fesvr/htif.h
+2 −2 fesvr/syscall.cc
+0 −0 m4/ax_append_flag.m4
+0 −0 m4/ax_append_link_flags.m4
+0 −0 m4/ax_boost_asio.m4
+11 −9 m4/ax_boost_base.m4
+0 −0 m4/ax_boost_regex.m4
+13 −3 m4/ax_check_compile_flag.m4
+0 −0 m4/ax_check_link_flag.m4
+0 −0 m4/ax_require_defined.m4
+3 −3 riscv/arith.h
+2 −3 riscv/csrs.cc
+2 −2 riscv/disasm.h
+30 −2 riscv/encoding.h
+1 −0 riscv/insns/bclri.h
+1 −0 riscv/insns/bexti.h
+1 −0 riscv/insns/binvi.h
+1 −0 riscv/insns/bseti.h
+5 −5 riscv/insns/vcompress_vm.h
+1 −1 riscv/insns/vfrsqrt7_v.h
+1 −1 riscv/insns/vnsra_wi.h
+15 −0 riscv/insns/vqdot_common.h
+11 −0 riscv/insns/vqdot_vv.h
+11 −0 riscv/insns/vqdot_vx.h
+11 −0 riscv/insns/vqdotsu_vv.h
+11 −0 riscv/insns/vqdotsu_vx.h
+11 −0 riscv/insns/vqdotu_vv.h
+11 −0 riscv/insns/vqdotu_vx.h
+11 −0 riscv/insns/vqdotus_vx.h
+2 −2 riscv/insns/vsll_vi.h
+1 −1 riscv/insns/vsll_vv.h
+1 −1 riscv/insns/vsll_vx.h
+1 −1 riscv/insns/vsrl_vi.h
+1 −1 riscv/insns/vssra_vi.h
+1 −1 riscv/insns/vssrl_vi.h
+1 −0 riscv/isa_parser.h
+16 −14 riscv/mmu.cc
+0 −4 riscv/mmu.h
+4 −3 riscv/processor.cc
+1 −1 riscv/riscv.ac
+10 −0 riscv/riscv.mk.in
+15 −2 riscv/sim.cc
+4 −2 riscv/sim.h
+716 −607 scripts/config.guess
+206 −100 scripts/config.sub
+541 −0 scripts/install-sh
+0 −238 scripts/install.sh
+36 −0 softfloat/bf16_classify.c
+65 −0 softfloat/bf16_cmp.c
+48 −0 softfloat/bf16_to_i32.c
+57 −0 softfloat/bf16_to_i8.c
+48 −0 softfloat/bf16_to_ui32.c
+54 −0 softfloat/bf16_to_ui8.c
+0 −0 softfloat/f128_classify.c
+0 −0 softfloat/f16_classify.c
+0 −0 softfloat/f32_classify.c
+0 −0 softfloat/f64_classify.c
+16 −0 softfloat/fall_maxmin.c
+80 −0 softfloat/fall_reciprocal.c
+63 −0 softfloat/fall_sign.c
+52 −0 softfloat/i32_to_bf16.c
+10 −5 softfloat/internals.h
+18 −0 softfloat/softfloat.h
+9 −0 softfloat/softfloat.mk.in
+7 −0 softfloat/specialize.h
+51 −0 softfloat/ui32_to_bf16.c
+3 −1 spike_dasm/spike-dasm.cc
+8 −2 spike_main/spike.cc
Loading