This is my implementation of CS61C summer 2021 Project 3: CS61CPU, a 2-stage pipelined RISC-V CPU that supports RV31I base instruction set.
Specs are here.
-
Notifications
You must be signed in to change notification settings - Fork 0
unuing/CS61C-SU21-proj3
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
My implementation of CS61C summer 2021 Project 3: CS61CPU, a 2-stage pipelined RISC-V CPU that supports RV31I base instruction set