add top module and search path for parmys#2365
Open
huoshenlaile wants to merge 1 commit intoverilog-to-routing:masterfrom
Open
add top module and search path for parmys#2365huoshenlaile wants to merge 1 commit intoverilog-to-routing:masterfrom
huoshenlaile wants to merge 1 commit intoverilog-to-routing:masterfrom
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Fix temp_dir parse error and add features for Yosys+Parmys
Description
This PR fixed the issue for #2347, which may cause Parmys+Yosys synthesize failure.
This PR also adds two features for #2351
Since the VTR project moves to Parmys+Yosys front end, more people are likely to write projects using SystemVerilog and use the
includesyntax to organize projects, so I added the command line support for letting Yosys search for theincludedirectory.In addition, I added support for manually specifying the top module for Yosys, in case sometimes Yosys find the wrong top module hierarchy.
Related Issue
#2347
#2351
Motivation and Context
I am doing my project with VTR and using SystemVerilog as my main language, so I added the two features to support wider use.
How Has This Been Tested?
Tested on Ubuntu 22.04 LTS.
Types of changes
Checklist:
The
-topseems to exist in the document https://docs.verilogtorouting.org/en/latest/parmys/parmys_plugin/, but was not supported in the command line, so I added this.The include dir needs a documentation change to let people know this feature.