Skip to content

Actions: vidishac2004/ttsky-verilog-template

Actions

gds

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
gds.yaml
13 workflow runs
13 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Modify uio_out assignment and error handling gds #16: Commit 728b427 pushed by vidishac2004
5m 26s main
main
5m 26s
Change errorRF from logic to wire type gds #15: Commit 5ab5aa1 pushed by vidishac2004
2m 3s main
main
2m 3s
Refactor RangeFinder connections and unused inputs gds #14: Commit f1451b8 pushed by vidishac2004
2m 1s main
main
2m 1s
Fix input assignments for uio_in signals gds #13: Commit dbf8799 pushed by vidishac2004
2m 5s main
main
2m 5s
Refactor RangeFinder signals and assignments gds #12: Commit 2503f68 pushed by vidishac2004
2m 9s main
main
2m 9s
Update instantiation of RangeFinderDataPath module gds #11: Commit e33c4a9 pushed by vidishac2004
2m 3s main
main
2m 3s
Change logic to wire for max, min, and control signals gds #10: Commit 62a573a pushed by vidishac2004
2m 10s main
main
2m 10s
Simplify output assignments and parameterize modules gds #9: Commit 6eebee3 pushed by vidishac2004
1m 47s main
main
1m 47s
Refactor uio_oe assignments and RangeFinder instantiation gds #8: Commit 95f79a6 pushed by vidishac2004
2m 18s main
main
2m 18s
Refactor RangeFinder module and update parameters gds #7: Commit ab602c6 pushed by vidishac2004
2m 28s main
main
2m 28s
Change parameter WIDTH default value from 16 to 8 gds #6: Commit 79e1628 pushed by vidishac2004
2m 14s main
main
2m 14s
Add final_max and final_min logic signals gds #5: Commit c5561b1 pushed by vidishac2004
2m 19s main
main
2m 19s
gds gds #4: Manually run by vidishac2004
46s main
main
46s