HDL code for a digital lock-in amplifier designed for the 2026 Polaris payload fibre optic gyroscope. Designed for a Lattice ICE40UP5k FPGA to interface with a DAC, ADC, ROM, and MCU to perform lock-in modulation. For a detailed write up on working principles, see the 2026 preliminary report on our website.
-
Notifications
You must be signed in to change notification settings - Fork 0
waterloo-rocketry/payload-2026-FPGA-Lockin
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published