Skip to content

Conversation

@dgarske
Copy link
Contributor

@dgarske dgarske commented Jan 31, 2025

Added Xilinx UltraScale+ MPSoC CSU Support:

@dgarske dgarske self-assigned this Jan 31, 2025
@dgarske dgarske changed the title Added Xilinx UltraScale+ MPSoC CSU Support CSU support Added Xilinx UltraScale+ MPSoC CSU Support Feb 3, 2025
@dgarske dgarske force-pushed the zynqmp_rot branch 2 times, most recently from e8c2aa1 to c0a248e Compare February 8, 2025 02:02
@dgarske dgarske marked this pull request as ready for review March 3, 2025 20:14
@dgarske dgarske assigned danielinux and billphipps and unassigned dgarske Mar 3, 2025
@dgarske dgarske requested review from billphipps and danielinux March 3, 2025 20:16
Copy link
Member

@danielinux danielinux left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This looks great.

I only have one objection about the PKA naming because that came from "public key accelerator" on other targets. Could this perhaps be renamed to CSU_SHA3 or HW_SHA3 or something more specific? (docs/Targets.md and tools/config.mk to be updated accordingly)

dgarske added 4 commits March 24, 2025 14:36
Enabled support for offloading SHA3 hashing to CSU hardware using PKA=1.
Added support for enabling JTAG at runtime if CSU_DEBUG is set. Requires patching PMUFW to enable register access. See: https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/2587197506/Zynq+UltraScale+MPSoC+JTAG+Enable+in+U-Boot
…ed CSU PUF code, since it is only supported with eFuses (it cannot be used adhoc).
@dgarske dgarske removed their assignment Mar 24, 2025
@danielinux danielinux merged commit d13f326 into wolfSSL:master Mar 26, 2025
108 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants