Skip to content
View Ahmed-Nezar's full-sized avatar

Highlights

  • Pro

Organizations

@asurt-fsai

Block or report Ahmed-Nezar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Ahmed-Nezar/README.md

Hi πŸ‘‹, I'm Ahmed Nezar

A passionate ML & Software Engineer

  • 🌱 Has Experience in Machine Learning, Deep Learning, Generative AI and Software Engineering.

  • πŸ‘¨β€πŸ’» My Portfolio & CV here.

  • πŸ’¬ Utilized the use of frameworks like Scikit Learn, PyTorch, TensorFlow, Selenuim, Django, Flask, and JUnit.

  • πŸ“« How to reach me [email protected]

Pinned Loading

  1. Image-Generation-Using-GANs Image-Generation-Using-GANs Public

    The goal of this project is to test different GANs architectures (CWGANs, CDCGANs, CGANs) for colored & gray dataset also doing comparative study on all models & evaluating how it performs

    Jupyter Notebook 3

  2. Concrete-Cracks-Classifier Concrete-Cracks-Classifier Public

    Crack detection has vital importance for structural health monitoring and inspection. We would like to train a network to detect Cracks using different architectures

    Jupyter Notebook

  3. Mario-Game-Reinforcement-Learning Mario-Game-Reinforcement-Learning Public

    This project is a reinforcement learning project that uses the PPO algorithm to train an agent to play the game Super Mario Bros. The game is played using the gym-super-mario-bros environment. The …

    Jupyter Notebook 3

  4. IBM-Data-Science-Capstone-SpaceX IBM-Data-Science-Capstone-SpaceX Public

    Jupyter Notebook

  5. ATM_Verilog_Project ATM_Verilog_Project Public

    This project is a Verilog implementation of an ATM system. It is a basic representation of an ATM system and may require further enhancements for real-world usage.

    JavaScript 2

  6. VeriGuard-Verilog_Lint_Project VeriGuard-Verilog_Lint_Project Public

    The project is a Verilog Design Checker, the checker will take Verilog (DUT) no Test Bench, and statically points to List of Violations as uninitialized registers, arithmetic overflow, etc...

    Python 1 1