ICT Engineering Student | Cybersecurity Enthusiast
-
Sup'Com
- Tunis,Tunisia
- in/cyrine-feriani-179b19221
Popular repositories Loading
-
-
vhdl_training_activities
vhdl_training_activities PublicCollection of VHDL design and verification projects developed during my End of Studies Project internship. Focus on RTL coding, testbench creation, and simulation workflows.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.