vhdl_training_activities

Collection of VHDL design and verification projects developed during my End of Studies Project internship. Focus on RTL coding, testbench creation, and simulation workflows.