Skip to content

Actions: FPGAwars/iceSRegs

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
5 workflow runs
5 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
add block-sys-SR-4-bits-basic Updating English texts and README #72: Commit ab9a7c6 pushed by Obijuan
38s main
main
38s
add block-sys-SR-3-bits-basic Updating English texts and README #71: Commit 3c96320 pushed by Obijuan
47s main
main
47s
add block-sys-SR-2-bits-basic picture Updating English texts and README #70: Commit a48ed84 pushed by Obijuan
56s main
main
56s
Merge branch 'main' of https://github.com/FPGAwars/iceSRegs Updating English texts and README #69: Commit 77e14f0 pushed by Obijuan
38s main
main
38s
add 02-Sys-SR-basic Updating English texts and README #68: Commit 3974d3e pushed by Obijuan
38s main
main
38s