Skip to content

Actions: OpenXiangShan/difftest

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
2,447 workflow runs
2,447 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

fix(ci): exit 1 when fpga_sim failed format #1584: Pull request #805 synchronize by klin02
40s fpga-ci
fpga-ci
40s
fix(ci): exit 1 when fpga_sim failed CI #2796: Pull request #805 synchronize by klin02
16m 51s fpga-ci
fpga-ci
16m 51s
fix(ci): exit 1 when fpga_sim failed format #1583: Pull request #805 synchronize by klin02
40s fpga-ci
fpga-ci
40s
fix(ci): exit 1 when fpga_sim failed CI #2795: Pull request #805 synchronize by klin02
16m 12s fpga-ci
fpga-ci
16m 12s
fix(ci): exit 1 when fpga_sim failed format #1582: Pull request #805 synchronize by klin02
1m 21s fpga-ci
fpga-ci
1m 21s
fix(ci): exit 1 when fpga_sim failed CI #2794: Pull request #805 synchronize by klin02
15m 49s fpga-ci
fpga-ci
15m 49s
fix(ci): exit 1 when fpga_sim failed format #1581: Pull request #805 synchronize by klin02
38s fpga-ci
fpga-ci
38s
FPGA Nightly Regression FPGA Nightly Regression #39: Scheduled
1d 0h 0m 2s master
master
1d 0h 0m 2s
fix(ci): exit 1 when fpga_sim failed CI #2793: Pull request #805 opened by klin02
16m 40s fpga-ci
fpga-ci
16m 40s
fix(ci): exit 1 when fpga_sim failed format #1580: Pull request #805 opened by klin02
39s fpga-ci
fpga-ci
39s
feat(difftest): refactor transfer logic with ready-valid pipeline CI #2792: Pull request #802 synchronize by klin02
16m 47s pipeline
pipeline
16m 47s
feat(difftest): refactor transfer logic with ready-valid pipeline format #1579: Pull request #802 synchronize by klin02
40s pipeline
pipeline
40s
feat(difftest): decouple clockgate from fpga_sim (#797) CI #2791: Commit c1a3783 pushed by klin02
15m 3s master
master
15m 3s
feat(ci): test emu compilation with Squash (#803) CI #2790: Commit 2c8ba21 pushed by klin02
16m 11s master
master
16m 11s
feat(difftest): decouple clockgate from fpga_sim CI #2789: Pull request #797 synchronize by klin02
15m 48s clkgate
clkgate
15m 48s
feat(difftest): decouple clockgate from fpga_sim format #1578: Pull request #797 synchronize by klin02
37s clkgate
clkgate
37s
feat(difftest): decouple clockgate from fpga_sim CI #2788: Pull request #797 synchronize by klin02
16m 37s clkgate
clkgate
16m 37s
feat(difftest): decouple clockgate from fpga_sim format #1577: Pull request #797 synchronize by klin02
50s clkgate
clkgate
50s
fix(scripts): drop SimTop XMR prefix for fpga-release (#804) CI #2787: Commit 771624f pushed by klin02
16m 11s master
master
16m 11s
fix(scripts): drop SimTop XMR prefix for fpga-release CI #2786: Pull request #804 synchronize by xiaokamikami
15m 47s fix_fpga_simtop
fix_fpga_simtop
15m 47s
fix(scripts): drop SimTop XMR prefix for fpga-release format #1576: Pull request #804 synchronize by xiaokamikami
37s fix_fpga_simtop
fix_fpga_simtop
37s
fix(scripts): drop SimTop XMR prefix for fpga-release CI #2785: Pull request #804 opened by xiaokamikami
16m 1s fix_fpga_simtop
fix_fpga_simtop
16m 1s
fix(scripts): drop SimTop XMR prefix for fpga-release format #1575: Pull request #804 opened by xiaokamikami
38s fix_fpga_simtop
fix_fpga_simtop
38s
feat(scripts): support convert query.db to hex (#801) CI #2784: Commit 2657f79 pushed by klin02
15m 55s master
master
15m 55s
feat(ci): test emu compilation with Squash CI #2783: Pull request #803 synchronize by klin02
16m 17s ci-squash
ci-squash
16m 17s