Skip to content

Actions: chipsalliance/caliptra-sw

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
39,137 workflow run results
39,137 workflow run results

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Cherry pick selected commits from main Code Coverage #2714: Pull request #3867 synchronize by mhatrevi
24m 53s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
24m 53s
Cherry pick selected commits from main Policy #10054: Pull request #3867 synchronize by mhatrevi
3m 35s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
3m 35s
Cherry pick selected commits from main Size History #12992: Pull request #3867 synchronize by mhatrevi
4m 35s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
4m 35s
Cherry pick selected commits from main Build and Test #14972: Pull request #3867 synchronize by mhatrevi
39m 34s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
39m 34s
Cherry pick selected commits from main Verilator Hardware Model #14866: Pull request #3867 synchronize by mhatrevi
59m 53s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
59m 53s
Cherry pick selected commits from main FPGA Build #9127: Pull request #3867 synchronize by mhatrevi
55m 45s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
55m 45s
Cherry pick selected commits from main Subsystem FPGA Build #3965: Pull request #3867 synchronize by mhatrevi
1h 55m 20s mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
1h 55m 20s
Cherry pick selected commits from main .github/workflows/versioned-full-build-test.yml #6764: Pull request #3867 by mhatrevi
Failure mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
mhatrevi:vmhatre/cp-main-to-cap2-6-11-26
Failure
Port DPE dependency bump to caliptra-2.0 FPGA Build #9126: Pull request #3830 synchronize by parvathib
58m 38s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
58m 38s
Port DPE dependency bump to caliptra-2.0 Subsystem FPGA Build #3964: Pull request #3830 synchronize by parvathib
3h 3m 38s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
3h 3m 38s
Port DPE dependency bump to caliptra-2.0 Build and Test #14971: Pull request #3830 synchronize by parvathib
18m 43s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
18m 43s
Port DPE dependency bump to caliptra-2.0 Verilator Hardware Model #14865: Pull request #3830 synchronize by parvathib
1h 10m 39s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
1h 10m 39s
Port DPE dependency bump to caliptra-2.0 Policy #10053: Pull request #3830 synchronize by parvathib
3m 45s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
3m 45s
Port DPE dependency bump to caliptra-2.0 Code Coverage #2713: Pull request #3830 synchronize by parvathib
14m 2s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
14m 2s
Port DPE dependency bump to caliptra-2.0 Size History #12991: Pull request #3830 synchronize by parvathib
35m 54s parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
35m 54s
Port DPE dependency bump to caliptra-2.0 .github/workflows/versioned-full-build-test.yml #6763: Pull request #3830 by parvathib
Failure parvathib:dpe-2.0-bump-up
parvathib:dpe-2.0-bump-up
Failure
Libcaliptra: Adding length check to invoke DPE commands Publish merged PRs on Slack #1893: Pull request #3865 closed by nquarton
1s
1s
add test list validation Policy #10052: Pull request #3871 synchronize by sileno-rocco-soc
3m 50s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
3m 50s
add test list validation Size History #12990: Pull request #3871 synchronize by sileno-rocco-soc
5m 47s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
5m 47s
add test list validation Build and Test #14970: Pull request #3871 synchronize by sileno-rocco-soc
50m 54s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
50m 54s
add test list validation Subsystem FPGA Build #3963: Pull request #3871 synchronize by sileno-rocco-soc
2h 32m 18s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
2h 32m 18s
add test list validation Verilator Hardware Model #14864: Pull request #3871 synchronize by sileno-rocco-soc
1h 37m 11s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
1h 37m 11s
add test list validation Code Coverage #2712: Pull request #3871 synchronize by sileno-rocco-soc
38m 22s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
38m 22s
add test list validation FPGA Build #9125: Pull request #3871 synchronize by sileno-rocco-soc
1h 5m 5s sileno-rocco-soc:validate-test-list
sileno-rocco-soc:validate-test-list
1h 5m 5s
Backport SPDM/DPE certificate retrieval and AES-GCM fixes to caliptra-2.0 Policy #10051: Pull request #3851 synchronize by parvathib
3m 56s parvathib:cherry-pick-certify-key-chunks-3765-v2
parvathib:cherry-pick-certify-key-chunks-3765-v2
3m 56s