@@ -140,19 +140,19 @@ ExpectedFailCount[preprocessor:ibex]=394
140140
141141ExpectedFailCount[syntax:opentitan]=101
142142ExpectedFailCount[lint:opentitan]=101
143- ExpectedFailCount[project:opentitan]=1133
143+ ExpectedFailCount[project:opentitan]=1155
144144ExpectedFailCount[formatter:opentitan]=0
145- ExpectedFailCount[preprocessor:opentitan]=3061
145+ ExpectedFailCount[preprocessor:opentitan]=3015
146146
147- ExpectedFailCount[syntax:sv-tests]=77
148- ExpectedFailCount[lint:sv-tests]=76
149- ExpectedFailCount[project:sv-tests]=187
150- ExpectedFailCount[preprocessor:sv-tests]=139
147+ ExpectedFailCount[syntax:sv-tests]=74
148+ ExpectedFailCount[lint:sv-tests]=73
149+ ExpectedFailCount[project:sv-tests]=177
150+ ExpectedFailCount[preprocessor:sv-tests]=129
151151
152152ExpectedFailCount[syntax:caliptra-rtl]=39
153153ExpectedFailCount[lint:caliptra-rtl]=38
154154ExpectedFailCount[project:caliptra-rtl]=440
155- ExpectedFailCount[preprocessor:caliptra-rtl]=900
155+ ExpectedFailCount[preprocessor:caliptra-rtl]=901
156156
157157ExpectedFailCount[syntax:Cores-VeeR-EH2]=2
158158ExpectedFailCount[lint:Cores-VeeR-EH2]=2
@@ -161,13 +161,13 @@ ExpectedFailCount[preprocessor:Cores-VeeR-EH2]=43
161161
162162ExpectedFailCount[syntax:cva6]=7
163163ExpectedFailCount[lint:cva6]=7
164- ExpectedFailCount[project:cva6]=91
164+ ExpectedFailCount[project:cva6]=92
165165ExpectedFailCount[preprocessor:cva6]=141
166166
167- ExpectedFailCount[syntax:uvm]=1
168- ExpectedFailCount[lint:uvm]=1
169- ExpectedFailCount[project:uvm]=43
170- ExpectedFailCount[preprocessor:uvm]=115
167+ ExpectedFailCount[syntax:uvm]=0
168+ ExpectedFailCount[lint:uvm]=0
169+ ExpectedFailCount[project:uvm]=47
170+ ExpectedFailCount[preprocessor:uvm]=126
171171
172172ExpectedFailCount[syntax:tnoc]=3
173173ExpectedFailCount[lint:tnoc]=3
@@ -197,8 +197,8 @@ ExpectedFailCount[lint:nontrivial-mips]=2
197197ExpectedFailCount[project:nontrivial-mips]=81
198198ExpectedFailCount[preprocessor:nontrivial-mips]=78
199199
200- ExpectedFailCount[project:axi]=80
201- ExpectedFailCount[preprocessor:axi]=77
200+ ExpectedFailCount[project:axi]=81
201+ ExpectedFailCount[preprocessor:axi]=78
202202
203203ExpectedFailCount[syntax:rsd]=5
204204ExpectedFailCount[lint:rsd]=5
@@ -211,15 +211,15 @@ ExpectedFailCount[preprocessor:scr1]=46
211211ExpectedFailCount[project:serv]=1
212212ExpectedFailCount[preprocessor:serv]=1
213213
214- ExpectedFailCount[syntax:basejump_stl]=490
215- ExpectedFailCount[lint:basejump_stl]=490
216- ExpectedFailCount[project:basejump_stl]=609
214+ ExpectedFailCount[syntax:basejump_stl]=495
215+ ExpectedFailCount[lint:basejump_stl]=495
216+ ExpectedFailCount[project:basejump_stl]=615
217217ExpectedFailCount[formatter:basejump_stl]=1
218- ExpectedFailCount[preprocessor:basejump_stl]=648
218+ ExpectedFailCount[preprocessor:basejump_stl]=654
219219
220- ExpectedFailCount[syntax:opl3_fpga]=3
221- ExpectedFailCount[lint:opl3_fpga]=3
222- ExpectedFailCount[project:opl3_fpga]=5
220+ ExpectedFailCount[syntax:opl3_fpga]=2
221+ ExpectedFailCount[lint:opl3_fpga]=2
222+ ExpectedFailCount[project:opl3_fpga]=4
223223ExpectedFailCount[preprocessor:opl3_fpga]=4
224224
225225# Ideally, we expect all tools to process all files with a zero exit code.
0 commit comments