Describe the bug

Short summary.

To Reproduce

verible-verilog-lint test.sv

with test.sv

module test;
  logic analog;
endmodule

Actual behavior:

Rejects valid syntax

test.sv:2 9-14 syntax error at token "analog"

Expected behavior

No syntax error.
analog is not a reserved keyword according to LRM Annex B Table B.1