When formatting a verilog belonging to a git project it would be nice to automatically get the correct config file related to the project.
Is it possible to have a config file at the root directory much like pyproject.toml that many tools finds automatically?
Aim: Being able to run verible-verilog-format foo.sv --inplace and get the same settings as fellow contributors without having to manually specify a config file.