Skip to content

Add DDR3 PHY for Lattice Nexus FPGAs #396

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
enjoy-digital merged 2 commits into from
Jul 22, 2026
Merged

Add DDR3 PHY for Lattice Nexus FPGAs #396

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
4ea1d17
Add DDR3 PHY for Lattice Nexus FPGAs
gatecat Jul 18, 2026
e9db2d1
phy: Align Nexus DDR PHY assignments
enjoy-digital Jul 22, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions litedram/phy/__init__.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -5,6 +5,8 @@
from litedram.phy.usddrphy import USDDRPHY, USPDDRPHY

from litedram.phy.ecp5ddrphy import ECP5DDRPHY, ECP5DDRPHYInit
from litedram.phy.nxddrphy import NexusDDRPHY, NexusDDRPHYInit

from litedram.phy.gw2ddrphy import GW2DDRPHY
from litedram.phy.gw5ddrphy import GW5DDRPHY

Expand Down
Loading