-
Notifications
You must be signed in to change notification settings - Fork 747
Pull requests: enjoy-digital/litex
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
litex/gen: fix hierarchical Verilog wire classification for memory port slices
#2550
opened Aug 11, 2026 by
hansfbaier
Contributor
Loading…
builder/gen: add full hierarchical Verilog generation
#2543
opened Jul 27, 2026 by
hansfbaier
Contributor
Loading…
examples: add standalone cocotb+Verilator sim example (CPU-less)
answered-waiting-feedback
new-feature
#2515
opened Jul 9, 2026 by
vs4848
Loading…
soc/uart: add automatic TX/RX swap detection
#2507
opened Jul 8, 2026 by
enjoy-digital
Owner
Loading…
cpu/microwatt: boot Linux (RAM@0 / ROM@0xFFFE0000) + ppc64 DTS (litex#2306)
#2485
opened Jun 25, 2026 by
enjoy-digital
Owner
•
Draft
build/efinix: Add unified netlist flow support.
#2480
opened Jun 11, 2026 by
enjoy-digital
Owner
Loading…
PoC: model-based AXI-Lite tests + converter regression
#2402
opened Jan 21, 2026 by
cklarhorst
Contributor
Loading…
Add GenericTAP and enable JTAGBone access via jtagremote in litex_sim
#2398
opened Jan 13, 2026 by
cklarhorst
Contributor
Loading…
integration/builder: Add bios selftest option
#2393
opened Jan 9, 2026 by
cklarhorst
Contributor
Loading…
stream: make use of reverse parameter for changing byte endianness
enhancement
#2346
opened Oct 8, 2025 by
ozel
Loading…
build: efinix: efinity: hide excluded ios
#2290
opened Jul 23, 2025 by
maass-hamburg
Contributor
•
Draft
Add RISC-V CLIC and CLINT interrupt controller support
new-feature
#2260
opened Jun 15, 2025 by
disdi
Loading…
Add option to specify a custom list of components in the setup script
new-feature
#2239
opened May 8, 2025 by
MarekPikula
Loading…
copy picolibc to build folder, as it gets modified while building
enhancement
#2209
opened Mar 16, 2025 by
TuxCoder
Loading…
soc/integration: Add support for grouped regions
enhancement
#2194
opened Mar 4, 2025 by
cherrypiejam
•
Draft
Added preliminary support for riscv-steel processor.
new-feature
#2190
opened Feb 20, 2025 by
BMorgan1296
•
Draft
Add (optional) clock parameter when instantiating xgmii module
enhancement
#2154
opened Jan 7, 2025 by
david-sawatzke
Contributor
Loading…
tests: Improve GitHub CI action
enhancement
#2144
opened Dec 18, 2024 by
FlyGoat
Contributor
Loading…
bios: add flash_transfer_cmd
enhancement
#2106
opened Oct 26, 2024 by
cklarhorst
Contributor
Loading…
build: efinix: allow clk inverting and different in clk on reg tristates
#2087
opened Oct 1, 2024 by
maass-hamburg
Contributor
Loading…
Previous Next
ProTip!
Find all pull requests that aren't related to any open issues with -linked:issue.