targets/radiona_ulx4m_ld_v2: Disable DDR3 DM - #774
Merged
Conversation
…void build failure due to dm pads not in the same group than others
Member
|
Updated this PR for the finalized LiteDRAM #401 API. Commit f8915d3 replaces dm_skip with with_dm=False and fixes the constructor alignment; commit 624d811 rejects l2_size=0 because disabling DM requires full-width writes. Validation against LiteDRAM #401: the radiona_ulx4m_ld_v2 no-compile target build passes, the zero-cache configuration fails with the intended diagnostic, and all 14 fast lint/parser tests pass. The boards CI is running; its build remains dependent on #401 being available from LiteDRAM master. |
Member
|
Thanks @trabucayre! |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
ULX4M-LD routes its DDR3 DM pins outside the DQS groups, so the ECP5 DDR output primitive cannot drive them. This uses with_dm=False from enjoy-digital/litedram#401 to hold DM low. Since masked writes are unavailable, the target requires a non-zero L2 cache so memory writes remain full-width. Depends on enjoy-digital/litedram#401.