Skip to content

targets/radiona_ulx4m_ld_v2: Disable DDR3 DM - #774

Merged
enjoy-digital merged 3 commits into
litex-hub:masterfrom
trabucayre:radiona_ulx4m_ld
Aug 6, 2026
Merged

targets/radiona_ulx4m_ld_v2: Disable DDR3 DM#774
enjoy-digital merged 3 commits into
litex-hub:masterfrom
trabucayre:radiona_ulx4m_ld

Conversation

@trabucayre

@trabucayre trabucayre commented Aug 1, 2026

Copy link
Copy Markdown
Contributor

ULX4M-LD routes its DDR3 DM pins outside the DQS groups, so the ECP5 DDR output primitive cannot drive them. This uses with_dm=False from enjoy-digital/litedram#401 to hold DM low. Since masked writes are unavailable, the target requires a non-zero L2 cache so memory writes remain full-width. Depends on enjoy-digital/litedram#401.

@enjoy-digital enjoy-digital changed the title targets/radiona_ulx4m_ld_v2.py: added skip_dm to ECP5DDRPHY CTOR to avoid build failure due to dm pads not in the same group than others targets/radiona_ulx4m_ld_v2: Disable DDR3 DM Aug 6, 2026
@enjoy-digital

Copy link
Copy Markdown
Member

Updated this PR for the finalized LiteDRAM #401 API. Commit f8915d3 replaces dm_skip with with_dm=False and fixes the constructor alignment; commit 624d811 rejects l2_size=0 because disabling DM requires full-width writes. Validation against LiteDRAM #401: the radiona_ulx4m_ld_v2 no-compile target build passes, the zero-cache configuration fails with the intended diagnostic, and all 14 fast lint/parser tests pass. The boards CI is running; its build remains dependent on #401 being available from LiteDRAM master.

@enjoy-digital

Copy link
Copy Markdown
Member

Thanks @trabucayre!

@enjoy-digital
enjoy-digital merged commit e6f8477 into litex-hub:master Aug 6, 2026
1 of 2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants