-
Notifications
You must be signed in to change notification settings - Fork 316
Issues: llvm/circt
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[ImportVerilog] Crash on ordering-methods-reverse test
bug
Something isn't working
ImportVerilog
#8173
opened Feb 2, 2025 by
fabianschuiki
[ImportVerilog] Support handling the slang::ast::StatementBlockSymbol.
ImportVerilog
Moore
#8021
opened Dec 30, 2024 by
hailongSun2000
[ImportVerilog] Support for Procedural assign statements
ImportVerilog
Moore
#8010
opened Dec 19, 2024 by
owlxiao
Loading…
[ImportVerilog] Support for sized unpacked arrays in 'inside' expressions
ImportVerilog
Moore
#7971
opened Dec 11, 2024 by
ladisgin
Loading…
[ImportVerilog] How to implement SVA in Moore?
ImportVerilog
#7801
opened Nov 12, 2024 by
chenbo-again
[ImportVerilog] Make AST traveral non-recursive
ImportVerilog
#6776
opened Mar 3, 2024 by
fabianschuiki
[ImportVerilog] Rename
Context
to Converter
ImportVerilog
#6745
opened Feb 25, 2024 by
fabianschuiki
ProTip!
Add no:assignee to see everything that’s not assigned.