Skip to content

PMA definitions#1663

Open
davidharrishmc wants to merge 3 commits intoopenhwgroup:mainfrom
davidharrishmc:dev
Open

PMA definitions#1663
davidharrishmc wants to merge 3 commits intoopenhwgroup:mainfrom
davidharrishmc:dev

Conversation

@davidharrishmc
Copy link
Contributor

No description provided.

Copy link
Contributor

Copilot AI left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Pull request overview

This PR adds a PMA (Physical Memory Attributes) configuration file for the rv64gc RISC-V configuration. The file defines memory regions and their access characteristics according to the RISC-V Privileged Architecture specification, including regions for BOOTROM, peripherals (SDC, CLINT, PLIC, UART0, GPIO, SPI), main RAM (UNCORE_RAM), and a catch-all undefined memory region.

Changes:

  • Added comprehensive PMA definitions for 9 memory regions with detailed attribute specifications
  • Documented all required and optional PMA attributes in the file header
  • Configured memory access properties including cacheability, coherency, ordering, atomic operations, and alignment support

💡 Add Copilot custom instructions for smarter, more guided reviews. Learn how to get started.

read: true
write: true
execute: false
cachable: false
Copy link

Copilot AI Feb 13, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The attribute name should be "cacheable" (not "cachable") to match the documentation on line 15 and maintain consistency with the correct spelling.

Copilot uses AI. Check for mistakes.
misaligned_atomicity_granule: 64
- name: "Undefined memory inaccessible"
lo: "0x0000000000"
hi: "0xFFFFFFFFFFFFFFFFFF"
Copy link

Copilot AI Feb 13, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The hexadecimal value has 18 hex digits, which exceeds the maximum for a 64-bit address (16 hex digits). For rv64gc (64-bit RISC-V), the maximum address should be "0xFFFFFFFFFFFFFFFF" (16 F's, not 18).

Suggested change
hi: "0xFFFFFFFFFFFFFFFFFF"
hi: "0xFFFFFFFFFFFFFFFF"

Copilot uses AI. Check for mistakes.
read: true
write: true
execute: false
cachable: false
Copy link

Copilot AI Feb 13, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The attribute name should be "cacheable" (not "cachable") to match the documentation on line 15 and maintain consistency with the correct spelling.

Copilot uses AI. Check for mistakes.
read: true
write: true
execute: false
cachable: false
Copy link

Copilot AI Feb 13, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The attribute name should be "cacheable" (not "cachable") to match the documentation on line 15 and maintain consistency with the correct spelling.

Copilot uses AI. Check for mistakes.
read: true
write: true
execute: false
cachable: false
Copy link

Copilot AI Feb 13, 2026

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The attribute name should be "cacheable" (not "cachable") to match the documentation on line 15 and maintain consistency with the correct spelling.

Copilot uses AI. Check for mistakes.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant