Skip to content

[CPU][RV64] Implemented jit_ceil_emitter#33195

Merged
aobolensk merged 7 commits intoopenvinotoolkit:masterfrom
arunthakur009:ceiling
Jan 27, 2026
Merged

[CPU][RV64] Implemented jit_ceil_emitter#33195
aobolensk merged 7 commits intoopenvinotoolkit:masterfrom
arunthakur009:ceiling

Conversation

@arunthakur009
Copy link
Contributor

Details:

  • Implemented a JIT emitter for the fp32 Ceil operation on the RISC-V64 platform with RVV1.0 support. Integrated into the RISC-V JIT backend and registered in the kernel.

Tickets:
#30227

@arunthakur009 arunthakur009 requested review from a team as code owners December 10, 2025 17:18
@github-actions github-actions bot added the category: CPU OpenVINO CPU plugin label Dec 10, 2025
@sys-openvino-ci sys-openvino-ci added the ExternalPR External contributor label Dec 10, 2025
@aobolensk aobolensk self-assigned this Dec 10, 2025
auto dst = VReg(out_vec_idxs[0]);
auto aux1 = VReg(aux_vec_idxs[0]);
auto fp1 = FReg(aux_fp_gpr_idxs[0]);
h->vmv_v_v(aux1, src);
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It seems this data copy is actually not needed. You may take src on line 174 instead of aux1

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

It seems this is still unused and could be removed. So we save up 1 aux register and remove vmv.v.v instruction.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I've applied the suggested changes. Please take a look when you have time.

@arunthakur009
Copy link
Contributor Author

Hi @aobolensk, I’ve applied the suggested changes. Please take a look whenever you have time.

@aobolensk
Copy link
Contributor

Hi @aobolensk, I’ve applied the suggested changes. Please take a look whenever you have time.

Hi @arunthakur009 , please, take a look at clang-format (reported by CI) remarks as well

@aobolensk aobolensk added the platform: risc-v OpenVINO on RISC-V label Dec 16, 2025
@arunthakur009
Copy link
Contributor Author

@aobolensk I've fixed the clang-format issue. Please take a look when you have time.

@arunthakur009
Copy link
Contributor Author

Hi, @aobolensk I've fixed the clang-format issue. Please take a look when you have time.

@aobolensk
Copy link
Contributor

build_jenkins

@aobolensk
Copy link
Contributor

build_jenkins

Copy link
Contributor

@aobolensk aobolensk left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM! Thank you for your contribution!

@aobolensk aobolensk enabled auto-merge January 27, 2026 18:11
@aobolensk aobolensk added this pull request to the merge queue Jan 27, 2026
Merged via the queue into openvinotoolkit:master with commit 933ac3f Jan 27, 2026
211 checks passed
@mlukasze mlukasze added this to the 2026.1 milestone Jan 28, 2026
Naseer-010 pushed a commit to Naseer-010/openvino that referenced this pull request Feb 18, 2026
**Details:**
- Implemented a JIT emitter for the fp32 Ceil operation on the RISC-V64
platform with RVV1.0 support. Integrated into the RISC-V JIT backend and
registered in the kernel.

**Tickets:**
openvinotoolkit#30227

---------

Co-authored-by: Arseniy Obolenskiy <arseniy.obolenskiy@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

category: CPU OpenVINO CPU plugin ExternalPR External contributor platform: risc-v OpenVINO on RISC-V

Projects

None yet

Development

Successfully merging this pull request may close these issues.

[Good First Issue] [RISCV64]: Implement CPU plugin just-in-time emitter for Ceiling operation

4 participants